CAN_TEST
Peripheral_Registers_Bits_Definition

Macros

#define VREFINT_CAL_ADDR_CMSIS   ((uint16_t*) (0x1FF0F44A))
 
#define TEMPSENSOR_CAL1_ADDR_CMSIS   ((uint16_t*) (0x1FF0F44C))
 
#define TEMPSENSOR_CAL2_ADDR_CMSIS   ((uint16_t*) (0x1FF0F44E))
 
#define ADC_SR_AWD_Msk   (0x1UL << ADC_SR_AWD_Pos)
 
#define ADC_SR_AWD   ADC_SR_AWD_Msk
 
#define ADC_SR_EOC_Msk   (0x1UL << ADC_SR_EOC_Pos)
 
#define ADC_SR_EOC   ADC_SR_EOC_Msk
 
#define ADC_SR_JEOC_Msk   (0x1UL << ADC_SR_JEOC_Pos)
 
#define ADC_SR_JEOC   ADC_SR_JEOC_Msk
 
#define ADC_SR_JSTRT_Msk   (0x1UL << ADC_SR_JSTRT_Pos)
 
#define ADC_SR_JSTRT   ADC_SR_JSTRT_Msk
 
#define ADC_SR_STRT_Msk   (0x1UL << ADC_SR_STRT_Pos)
 
#define ADC_SR_STRT   ADC_SR_STRT_Msk
 
#define ADC_SR_OVR_Msk   (0x1UL << ADC_SR_OVR_Pos)
 
#define ADC_SR_OVR   ADC_SR_OVR_Msk
 
#define ADC_CR1_AWDCH_Msk   (0x1FUL << ADC_CR1_AWDCH_Pos)
 
#define ADC_CR1_AWDCH   ADC_CR1_AWDCH_Msk
 
#define ADC_CR1_AWDCH_0   (0x01UL << ADC_CR1_AWDCH_Pos)
 
#define ADC_CR1_AWDCH_1   (0x02UL << ADC_CR1_AWDCH_Pos)
 
#define ADC_CR1_AWDCH_2   (0x04UL << ADC_CR1_AWDCH_Pos)
 
#define ADC_CR1_AWDCH_3   (0x08UL << ADC_CR1_AWDCH_Pos)
 
#define ADC_CR1_AWDCH_4   (0x10UL << ADC_CR1_AWDCH_Pos)
 
#define ADC_CR1_EOCIE_Msk   (0x1UL << ADC_CR1_EOCIE_Pos)
 
#define ADC_CR1_EOCIE   ADC_CR1_EOCIE_Msk
 
#define ADC_CR1_AWDIE_Msk   (0x1UL << ADC_CR1_AWDIE_Pos)
 
#define ADC_CR1_AWDIE   ADC_CR1_AWDIE_Msk
 
#define ADC_CR1_JEOCIE_Msk   (0x1UL << ADC_CR1_JEOCIE_Pos)
 
#define ADC_CR1_JEOCIE   ADC_CR1_JEOCIE_Msk
 
#define ADC_CR1_SCAN_Msk   (0x1UL << ADC_CR1_SCAN_Pos)
 
#define ADC_CR1_SCAN   ADC_CR1_SCAN_Msk
 
#define ADC_CR1_AWDSGL_Msk   (0x1UL << ADC_CR1_AWDSGL_Pos)
 
#define ADC_CR1_AWDSGL   ADC_CR1_AWDSGL_Msk
 
#define ADC_CR1_JAUTO_Msk   (0x1UL << ADC_CR1_JAUTO_Pos)
 
#define ADC_CR1_JAUTO   ADC_CR1_JAUTO_Msk
 
#define ADC_CR1_DISCEN_Msk   (0x1UL << ADC_CR1_DISCEN_Pos)
 
#define ADC_CR1_DISCEN   ADC_CR1_DISCEN_Msk
 
#define ADC_CR1_JDISCEN_Msk   (0x1UL << ADC_CR1_JDISCEN_Pos)
 
#define ADC_CR1_JDISCEN   ADC_CR1_JDISCEN_Msk
 
#define ADC_CR1_DISCNUM_Msk   (0x7UL << ADC_CR1_DISCNUM_Pos)
 
#define ADC_CR1_DISCNUM   ADC_CR1_DISCNUM_Msk
 
#define ADC_CR1_DISCNUM_0   (0x1UL << ADC_CR1_DISCNUM_Pos)
 
#define ADC_CR1_DISCNUM_1   (0x2UL << ADC_CR1_DISCNUM_Pos)
 
#define ADC_CR1_DISCNUM_2   (0x4UL << ADC_CR1_DISCNUM_Pos)
 
#define ADC_CR1_JAWDEN_Msk   (0x1UL << ADC_CR1_JAWDEN_Pos)
 
#define ADC_CR1_JAWDEN   ADC_CR1_JAWDEN_Msk
 
#define ADC_CR1_AWDEN_Msk   (0x1UL << ADC_CR1_AWDEN_Pos)
 
#define ADC_CR1_AWDEN   ADC_CR1_AWDEN_Msk
 
#define ADC_CR1_RES_Msk   (0x3UL << ADC_CR1_RES_Pos)
 
#define ADC_CR1_RES   ADC_CR1_RES_Msk
 
#define ADC_CR1_RES_0   (0x1UL << ADC_CR1_RES_Pos)
 
#define ADC_CR1_RES_1   (0x2UL << ADC_CR1_RES_Pos)
 
#define ADC_CR1_OVRIE_Msk   (0x1UL << ADC_CR1_OVRIE_Pos)
 
#define ADC_CR1_OVRIE   ADC_CR1_OVRIE_Msk
 
#define ADC_CR2_ADON_Msk   (0x1UL << ADC_CR2_ADON_Pos)
 
#define ADC_CR2_ADON   ADC_CR2_ADON_Msk
 
#define ADC_CR2_CONT_Msk   (0x1UL << ADC_CR2_CONT_Pos)
 
#define ADC_CR2_CONT   ADC_CR2_CONT_Msk
 
#define ADC_CR2_DMA_Msk   (0x1UL << ADC_CR2_DMA_Pos)
 
#define ADC_CR2_DMA   ADC_CR2_DMA_Msk
 
#define ADC_CR2_DDS_Msk   (0x1UL << ADC_CR2_DDS_Pos)
 
#define ADC_CR2_DDS   ADC_CR2_DDS_Msk
 
#define ADC_CR2_EOCS_Msk   (0x1UL << ADC_CR2_EOCS_Pos)
 
#define ADC_CR2_EOCS   ADC_CR2_EOCS_Msk
 
#define ADC_CR2_ALIGN_Msk   (0x1UL << ADC_CR2_ALIGN_Pos)
 
#define ADC_CR2_ALIGN   ADC_CR2_ALIGN_Msk
 
#define ADC_CR2_JEXTSEL_Msk   (0xFUL << ADC_CR2_JEXTSEL_Pos)
 
#define ADC_CR2_JEXTSEL   ADC_CR2_JEXTSEL_Msk
 
#define ADC_CR2_JEXTSEL_0   (0x1UL << ADC_CR2_JEXTSEL_Pos)
 
#define ADC_CR2_JEXTSEL_1   (0x2UL << ADC_CR2_JEXTSEL_Pos)
 
#define ADC_CR2_JEXTSEL_2   (0x4UL << ADC_CR2_JEXTSEL_Pos)
 
#define ADC_CR2_JEXTSEL_3   (0x8UL << ADC_CR2_JEXTSEL_Pos)
 
#define ADC_CR2_JEXTEN_Msk   (0x3UL << ADC_CR2_JEXTEN_Pos)
 
#define ADC_CR2_JEXTEN   ADC_CR2_JEXTEN_Msk
 
#define ADC_CR2_JEXTEN_0   (0x1UL << ADC_CR2_JEXTEN_Pos)
 
#define ADC_CR2_JEXTEN_1   (0x2UL << ADC_CR2_JEXTEN_Pos)
 
#define ADC_CR2_JSWSTART_Msk   (0x1UL << ADC_CR2_JSWSTART_Pos)
 
#define ADC_CR2_JSWSTART   ADC_CR2_JSWSTART_Msk
 
#define ADC_CR2_EXTSEL_Msk   (0xFUL << ADC_CR2_EXTSEL_Pos)
 
#define ADC_CR2_EXTSEL   ADC_CR2_EXTSEL_Msk
 
#define ADC_CR2_EXTSEL_0   (0x1UL << ADC_CR2_EXTSEL_Pos)
 
#define ADC_CR2_EXTSEL_1   (0x2UL << ADC_CR2_EXTSEL_Pos)
 
#define ADC_CR2_EXTSEL_2   (0x4UL << ADC_CR2_EXTSEL_Pos)
 
#define ADC_CR2_EXTSEL_3   (0x8UL << ADC_CR2_EXTSEL_Pos)
 
#define ADC_CR2_EXTEN_Msk   (0x3UL << ADC_CR2_EXTEN_Pos)
 
#define ADC_CR2_EXTEN   ADC_CR2_EXTEN_Msk
 
#define ADC_CR2_EXTEN_0   (0x1UL << ADC_CR2_EXTEN_Pos)
 
#define ADC_CR2_EXTEN_1   (0x2UL << ADC_CR2_EXTEN_Pos)
 
#define ADC_CR2_SWSTART_Msk   (0x1UL << ADC_CR2_SWSTART_Pos)
 
#define ADC_CR2_SWSTART   ADC_CR2_SWSTART_Msk
 
#define ADC_SMPR1_SMP10_Msk   (0x7UL << ADC_SMPR1_SMP10_Pos)
 
#define ADC_SMPR1_SMP10   ADC_SMPR1_SMP10_Msk
 
#define ADC_SMPR1_SMP10_0   (0x1UL << ADC_SMPR1_SMP10_Pos)
 
#define ADC_SMPR1_SMP10_1   (0x2UL << ADC_SMPR1_SMP10_Pos)
 
#define ADC_SMPR1_SMP10_2   (0x4UL << ADC_SMPR1_SMP10_Pos)
 
#define ADC_SMPR1_SMP11_Msk   (0x7UL << ADC_SMPR1_SMP11_Pos)
 
#define ADC_SMPR1_SMP11   ADC_SMPR1_SMP11_Msk
 
#define ADC_SMPR1_SMP11_0   (0x1UL << ADC_SMPR1_SMP11_Pos)
 
#define ADC_SMPR1_SMP11_1   (0x2UL << ADC_SMPR1_SMP11_Pos)
 
#define ADC_SMPR1_SMP11_2   (0x4UL << ADC_SMPR1_SMP11_Pos)
 
#define ADC_SMPR1_SMP12_Msk   (0x7UL << ADC_SMPR1_SMP12_Pos)
 
#define ADC_SMPR1_SMP12   ADC_SMPR1_SMP12_Msk
 
#define ADC_SMPR1_SMP12_0   (0x1UL << ADC_SMPR1_SMP12_Pos)
 
#define ADC_SMPR1_SMP12_1   (0x2UL << ADC_SMPR1_SMP12_Pos)
 
#define ADC_SMPR1_SMP12_2   (0x4UL << ADC_SMPR1_SMP12_Pos)
 
#define ADC_SMPR1_SMP13_Msk   (0x7UL << ADC_SMPR1_SMP13_Pos)
 
#define ADC_SMPR1_SMP13   ADC_SMPR1_SMP13_Msk
 
#define ADC_SMPR1_SMP13_0   (0x1UL << ADC_SMPR1_SMP13_Pos)
 
#define ADC_SMPR1_SMP13_1   (0x2UL << ADC_SMPR1_SMP13_Pos)
 
#define ADC_SMPR1_SMP13_2   (0x4UL << ADC_SMPR1_SMP13_Pos)
 
#define ADC_SMPR1_SMP14_Msk   (0x7UL << ADC_SMPR1_SMP14_Pos)
 
#define ADC_SMPR1_SMP14   ADC_SMPR1_SMP14_Msk
 
#define ADC_SMPR1_SMP14_0   (0x1UL << ADC_SMPR1_SMP14_Pos)
 
#define ADC_SMPR1_SMP14_1   (0x2UL << ADC_SMPR1_SMP14_Pos)
 
#define ADC_SMPR1_SMP14_2   (0x4UL << ADC_SMPR1_SMP14_Pos)
 
#define ADC_SMPR1_SMP15_Msk   (0x7UL << ADC_SMPR1_SMP15_Pos)
 
#define ADC_SMPR1_SMP15   ADC_SMPR1_SMP15_Msk
 
#define ADC_SMPR1_SMP15_0   (0x1UL << ADC_SMPR1_SMP15_Pos)
 
#define ADC_SMPR1_SMP15_1   (0x2UL << ADC_SMPR1_SMP15_Pos)
 
#define ADC_SMPR1_SMP15_2   (0x4UL << ADC_SMPR1_SMP15_Pos)
 
#define ADC_SMPR1_SMP16_Msk   (0x7UL << ADC_SMPR1_SMP16_Pos)
 
#define ADC_SMPR1_SMP16   ADC_SMPR1_SMP16_Msk
 
#define ADC_SMPR1_SMP16_0   (0x1UL << ADC_SMPR1_SMP16_Pos)
 
#define ADC_SMPR1_SMP16_1   (0x2UL << ADC_SMPR1_SMP16_Pos)
 
#define ADC_SMPR1_SMP16_2   (0x4UL << ADC_SMPR1_SMP16_Pos)
 
#define ADC_SMPR1_SMP17_Msk   (0x7UL << ADC_SMPR1_SMP17_Pos)
 
#define ADC_SMPR1_SMP17   ADC_SMPR1_SMP17_Msk
 
#define ADC_SMPR1_SMP17_0   (0x1UL << ADC_SMPR1_SMP17_Pos)
 
#define ADC_SMPR1_SMP17_1   (0x2UL << ADC_SMPR1_SMP17_Pos)
 
#define ADC_SMPR1_SMP17_2   (0x4UL << ADC_SMPR1_SMP17_Pos)
 
#define ADC_SMPR1_SMP18_Msk   (0x7UL << ADC_SMPR1_SMP18_Pos)
 
#define ADC_SMPR1_SMP18   ADC_SMPR1_SMP18_Msk
 
#define ADC_SMPR1_SMP18_0   (0x1UL << ADC_SMPR1_SMP18_Pos)
 
#define ADC_SMPR1_SMP18_1   (0x2UL << ADC_SMPR1_SMP18_Pos)
 
#define ADC_SMPR1_SMP18_2   (0x4UL << ADC_SMPR1_SMP18_Pos)
 
#define ADC_SMPR2_SMP0_Msk   (0x7UL << ADC_SMPR2_SMP0_Pos)
 
#define ADC_SMPR2_SMP0   ADC_SMPR2_SMP0_Msk
 
#define ADC_SMPR2_SMP0_0   (0x1UL << ADC_SMPR2_SMP0_Pos)
 
#define ADC_SMPR2_SMP0_1   (0x2UL << ADC_SMPR2_SMP0_Pos)
 
#define ADC_SMPR2_SMP0_2   (0x4UL << ADC_SMPR2_SMP0_Pos)
 
#define ADC_SMPR2_SMP1_Msk   (0x7UL << ADC_SMPR2_SMP1_Pos)
 
#define ADC_SMPR2_SMP1   ADC_SMPR2_SMP1_Msk
 
#define ADC_SMPR2_SMP1_0   (0x1UL << ADC_SMPR2_SMP1_Pos)
 
#define ADC_SMPR2_SMP1_1   (0x2UL << ADC_SMPR2_SMP1_Pos)
 
#define ADC_SMPR2_SMP1_2   (0x4UL << ADC_SMPR2_SMP1_Pos)
 
#define ADC_SMPR2_SMP2_Msk   (0x7UL << ADC_SMPR2_SMP2_Pos)
 
#define ADC_SMPR2_SMP2   ADC_SMPR2_SMP2_Msk
 
#define ADC_SMPR2_SMP2_0   (0x1UL << ADC_SMPR2_SMP2_Pos)
 
#define ADC_SMPR2_SMP2_1   (0x2UL << ADC_SMPR2_SMP2_Pos)
 
#define ADC_SMPR2_SMP2_2   (0x4UL << ADC_SMPR2_SMP2_Pos)
 
#define ADC_SMPR2_SMP3_Msk   (0x7UL << ADC_SMPR2_SMP3_Pos)
 
#define ADC_SMPR2_SMP3   ADC_SMPR2_SMP3_Msk
 
#define ADC_SMPR2_SMP3_0   (0x1UL << ADC_SMPR2_SMP3_Pos)
 
#define ADC_SMPR2_SMP3_1   (0x2UL << ADC_SMPR2_SMP3_Pos)
 
#define ADC_SMPR2_SMP3_2   (0x4UL << ADC_SMPR2_SMP3_Pos)
 
#define ADC_SMPR2_SMP4_Msk   (0x7UL << ADC_SMPR2_SMP4_Pos)
 
#define ADC_SMPR2_SMP4   ADC_SMPR2_SMP4_Msk
 
#define ADC_SMPR2_SMP4_0   (0x1UL << ADC_SMPR2_SMP4_Pos)
 
#define ADC_SMPR2_SMP4_1   (0x2UL << ADC_SMPR2_SMP4_Pos)
 
#define ADC_SMPR2_SMP4_2   (0x4UL << ADC_SMPR2_SMP4_Pos)
 
#define ADC_SMPR2_SMP5_Msk   (0x7UL << ADC_SMPR2_SMP5_Pos)
 
#define ADC_SMPR2_SMP5   ADC_SMPR2_SMP5_Msk
 
#define ADC_SMPR2_SMP5_0   (0x1UL << ADC_SMPR2_SMP5_Pos)
 
#define ADC_SMPR2_SMP5_1   (0x2UL << ADC_SMPR2_SMP5_Pos)
 
#define ADC_SMPR2_SMP5_2   (0x4UL << ADC_SMPR2_SMP5_Pos)
 
#define ADC_SMPR2_SMP6_Msk   (0x7UL << ADC_SMPR2_SMP6_Pos)
 
#define ADC_SMPR2_SMP6   ADC_SMPR2_SMP6_Msk
 
#define ADC_SMPR2_SMP6_0   (0x1UL << ADC_SMPR2_SMP6_Pos)
 
#define ADC_SMPR2_SMP6_1   (0x2UL << ADC_SMPR2_SMP6_Pos)
 
#define ADC_SMPR2_SMP6_2   (0x4UL << ADC_SMPR2_SMP6_Pos)
 
#define ADC_SMPR2_SMP7_Msk   (0x7UL << ADC_SMPR2_SMP7_Pos)
 
#define ADC_SMPR2_SMP7   ADC_SMPR2_SMP7_Msk
 
#define ADC_SMPR2_SMP7_0   (0x1UL << ADC_SMPR2_SMP7_Pos)
 
#define ADC_SMPR2_SMP7_1   (0x2UL << ADC_SMPR2_SMP7_Pos)
 
#define ADC_SMPR2_SMP7_2   (0x4UL << ADC_SMPR2_SMP7_Pos)
 
#define ADC_SMPR2_SMP8_Msk   (0x7UL << ADC_SMPR2_SMP8_Pos)
 
#define ADC_SMPR2_SMP8   ADC_SMPR2_SMP8_Msk
 
#define ADC_SMPR2_SMP8_0   (0x1UL << ADC_SMPR2_SMP8_Pos)
 
#define ADC_SMPR2_SMP8_1   (0x2UL << ADC_SMPR2_SMP8_Pos)
 
#define ADC_SMPR2_SMP8_2   (0x4UL << ADC_SMPR2_SMP8_Pos)
 
#define ADC_SMPR2_SMP9_Msk   (0x7UL << ADC_SMPR2_SMP9_Pos)
 
#define ADC_SMPR2_SMP9   ADC_SMPR2_SMP9_Msk
 
#define ADC_SMPR2_SMP9_0   (0x1UL << ADC_SMPR2_SMP9_Pos)
 
#define ADC_SMPR2_SMP9_1   (0x2UL << ADC_SMPR2_SMP9_Pos)
 
#define ADC_SMPR2_SMP9_2   (0x4UL << ADC_SMPR2_SMP9_Pos)
 
#define ADC_JOFR1_JOFFSET1_Msk   (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)
 
#define ADC_JOFR1_JOFFSET1   ADC_JOFR1_JOFFSET1_Msk
 
#define ADC_JOFR2_JOFFSET2_Msk   (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)
 
#define ADC_JOFR2_JOFFSET2   ADC_JOFR2_JOFFSET2_Msk
 
#define ADC_JOFR3_JOFFSET3_Msk   (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)
 
#define ADC_JOFR3_JOFFSET3   ADC_JOFR3_JOFFSET3_Msk
 
#define ADC_JOFR4_JOFFSET4_Msk   (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)
 
#define ADC_JOFR4_JOFFSET4   ADC_JOFR4_JOFFSET4_Msk
 
#define ADC_HTR_HT_Msk   (0xFFFUL << ADC_HTR_HT_Pos)
 
#define ADC_HTR_HT   ADC_HTR_HT_Msk
 
#define ADC_LTR_LT_Msk   (0xFFFUL << ADC_LTR_LT_Pos)
 
#define ADC_LTR_LT   ADC_LTR_LT_Msk
 
#define ADC_SQR1_SQ13_Msk   (0x1FUL << ADC_SQR1_SQ13_Pos)
 
#define ADC_SQR1_SQ13   ADC_SQR1_SQ13_Msk
 
#define ADC_SQR1_SQ13_0   (0x01UL << ADC_SQR1_SQ13_Pos)
 
#define ADC_SQR1_SQ13_1   (0x02UL << ADC_SQR1_SQ13_Pos)
 
#define ADC_SQR1_SQ13_2   (0x04UL << ADC_SQR1_SQ13_Pos)
 
#define ADC_SQR1_SQ13_3   (0x08UL << ADC_SQR1_SQ13_Pos)
 
#define ADC_SQR1_SQ13_4   (0x10UL << ADC_SQR1_SQ13_Pos)
 
#define ADC_SQR1_SQ14_Msk   (0x1FUL << ADC_SQR1_SQ14_Pos)
 
#define ADC_SQR1_SQ14   ADC_SQR1_SQ14_Msk
 
#define ADC_SQR1_SQ14_0   (0x01UL << ADC_SQR1_SQ14_Pos)
 
#define ADC_SQR1_SQ14_1   (0x02UL << ADC_SQR1_SQ14_Pos)
 
#define ADC_SQR1_SQ14_2   (0x04UL << ADC_SQR1_SQ14_Pos)
 
#define ADC_SQR1_SQ14_3   (0x08UL << ADC_SQR1_SQ14_Pos)
 
#define ADC_SQR1_SQ14_4   (0x10UL << ADC_SQR1_SQ14_Pos)
 
#define ADC_SQR1_SQ15_Msk   (0x1FUL << ADC_SQR1_SQ15_Pos)
 
#define ADC_SQR1_SQ15   ADC_SQR1_SQ15_Msk
 
#define ADC_SQR1_SQ15_0   (0x01UL << ADC_SQR1_SQ15_Pos)
 
#define ADC_SQR1_SQ15_1   (0x02UL << ADC_SQR1_SQ15_Pos)
 
#define ADC_SQR1_SQ15_2   (0x04UL << ADC_SQR1_SQ15_Pos)
 
#define ADC_SQR1_SQ15_3   (0x08UL << ADC_SQR1_SQ15_Pos)
 
#define ADC_SQR1_SQ15_4   (0x10UL << ADC_SQR1_SQ15_Pos)
 
#define ADC_SQR1_SQ16_Msk   (0x1FUL << ADC_SQR1_SQ16_Pos)
 
#define ADC_SQR1_SQ16   ADC_SQR1_SQ16_Msk
 
#define ADC_SQR1_SQ16_0   (0x01UL << ADC_SQR1_SQ16_Pos)
 
#define ADC_SQR1_SQ16_1   (0x02UL << ADC_SQR1_SQ16_Pos)
 
#define ADC_SQR1_SQ16_2   (0x04UL << ADC_SQR1_SQ16_Pos)
 
#define ADC_SQR1_SQ16_3   (0x08UL << ADC_SQR1_SQ16_Pos)
 
#define ADC_SQR1_SQ16_4   (0x10UL << ADC_SQR1_SQ16_Pos)
 
#define ADC_SQR1_L_Msk   (0xFUL << ADC_SQR1_L_Pos)
 
#define ADC_SQR1_L   ADC_SQR1_L_Msk
 
#define ADC_SQR1_L_0   (0x1UL << ADC_SQR1_L_Pos)
 
#define ADC_SQR1_L_1   (0x2UL << ADC_SQR1_L_Pos)
 
#define ADC_SQR1_L_2   (0x4UL << ADC_SQR1_L_Pos)
 
#define ADC_SQR1_L_3   (0x8UL << ADC_SQR1_L_Pos)
 
#define ADC_SQR2_SQ7_Msk   (0x1FUL << ADC_SQR2_SQ7_Pos)
 
#define ADC_SQR2_SQ7   ADC_SQR2_SQ7_Msk
 
#define ADC_SQR2_SQ7_0   (0x01UL << ADC_SQR2_SQ7_Pos)
 
#define ADC_SQR2_SQ7_1   (0x02UL << ADC_SQR2_SQ7_Pos)
 
#define ADC_SQR2_SQ7_2   (0x04UL << ADC_SQR2_SQ7_Pos)
 
#define ADC_SQR2_SQ7_3   (0x08UL << ADC_SQR2_SQ7_Pos)
 
#define ADC_SQR2_SQ7_4   (0x10UL << ADC_SQR2_SQ7_Pos)
 
#define ADC_SQR2_SQ8_Msk   (0x1FUL << ADC_SQR2_SQ8_Pos)
 
#define ADC_SQR2_SQ8   ADC_SQR2_SQ8_Msk
 
#define ADC_SQR2_SQ8_0   (0x01UL << ADC_SQR2_SQ8_Pos)
 
#define ADC_SQR2_SQ8_1   (0x02UL << ADC_SQR2_SQ8_Pos)
 
#define ADC_SQR2_SQ8_2   (0x04UL << ADC_SQR2_SQ8_Pos)
 
#define ADC_SQR2_SQ8_3   (0x08UL << ADC_SQR2_SQ8_Pos)
 
#define ADC_SQR2_SQ8_4   (0x10UL << ADC_SQR2_SQ8_Pos)
 
#define ADC_SQR2_SQ9_Msk   (0x1FUL << ADC_SQR2_SQ9_Pos)
 
#define ADC_SQR2_SQ9   ADC_SQR2_SQ9_Msk
 
#define ADC_SQR2_SQ9_0   (0x01UL << ADC_SQR2_SQ9_Pos)
 
#define ADC_SQR2_SQ9_1   (0x02UL << ADC_SQR2_SQ9_Pos)
 
#define ADC_SQR2_SQ9_2   (0x04UL << ADC_SQR2_SQ9_Pos)
 
#define ADC_SQR2_SQ9_3   (0x08UL << ADC_SQR2_SQ9_Pos)
 
#define ADC_SQR2_SQ9_4   (0x10UL << ADC_SQR2_SQ9_Pos)
 
#define ADC_SQR2_SQ10_Msk   (0x1FUL << ADC_SQR2_SQ10_Pos)
 
#define ADC_SQR2_SQ10   ADC_SQR2_SQ10_Msk
 
#define ADC_SQR2_SQ10_0   (0x01UL << ADC_SQR2_SQ10_Pos)
 
#define ADC_SQR2_SQ10_1   (0x02UL << ADC_SQR2_SQ10_Pos)
 
#define ADC_SQR2_SQ10_2   (0x04UL << ADC_SQR2_SQ10_Pos)
 
#define ADC_SQR2_SQ10_3   (0x08UL << ADC_SQR2_SQ10_Pos)
 
#define ADC_SQR2_SQ10_4   (0x10UL << ADC_SQR2_SQ10_Pos)
 
#define ADC_SQR2_SQ11_Msk   (0x1FUL << ADC_SQR2_SQ11_Pos)
 
#define ADC_SQR2_SQ11   ADC_SQR2_SQ11_Msk
 
#define ADC_SQR2_SQ11_0   (0x01UL << ADC_SQR2_SQ11_Pos)
 
#define ADC_SQR2_SQ11_1   (0x02UL << ADC_SQR2_SQ11_Pos)
 
#define ADC_SQR2_SQ11_2   (0x04UL << ADC_SQR2_SQ11_Pos)
 
#define ADC_SQR2_SQ11_3   (0x08UL << ADC_SQR2_SQ11_Pos)
 
#define ADC_SQR2_SQ11_4   (0x10UL << ADC_SQR2_SQ11_Pos)
 
#define ADC_SQR2_SQ12_Msk   (0x1FUL << ADC_SQR2_SQ12_Pos)
 
#define ADC_SQR2_SQ12   ADC_SQR2_SQ12_Msk
 
#define ADC_SQR2_SQ12_0   (0x01UL << ADC_SQR2_SQ12_Pos)
 
#define ADC_SQR2_SQ12_1   (0x02UL << ADC_SQR2_SQ12_Pos)
 
#define ADC_SQR2_SQ12_2   (0x04UL << ADC_SQR2_SQ12_Pos)
 
#define ADC_SQR2_SQ12_3   (0x08UL << ADC_SQR2_SQ12_Pos)
 
#define ADC_SQR2_SQ12_4   (0x10UL << ADC_SQR2_SQ12_Pos)
 
#define ADC_SQR3_SQ1_Msk   (0x1FUL << ADC_SQR3_SQ1_Pos)
 
#define ADC_SQR3_SQ1   ADC_SQR3_SQ1_Msk
 
#define ADC_SQR3_SQ1_0   (0x01UL << ADC_SQR3_SQ1_Pos)
 
#define ADC_SQR3_SQ1_1   (0x02UL << ADC_SQR3_SQ1_Pos)
 
#define ADC_SQR3_SQ1_2   (0x04UL << ADC_SQR3_SQ1_Pos)
 
#define ADC_SQR3_SQ1_3   (0x08UL << ADC_SQR3_SQ1_Pos)
 
#define ADC_SQR3_SQ1_4   (0x10UL << ADC_SQR3_SQ1_Pos)
 
#define ADC_SQR3_SQ2_Msk   (0x1FUL << ADC_SQR3_SQ2_Pos)
 
#define ADC_SQR3_SQ2   ADC_SQR3_SQ2_Msk
 
#define ADC_SQR3_SQ2_0   (0x01UL << ADC_SQR3_SQ2_Pos)
 
#define ADC_SQR3_SQ2_1   (0x02UL << ADC_SQR3_SQ2_Pos)
 
#define ADC_SQR3_SQ2_2   (0x04UL << ADC_SQR3_SQ2_Pos)
 
#define ADC_SQR3_SQ2_3   (0x08UL << ADC_SQR3_SQ2_Pos)
 
#define ADC_SQR3_SQ2_4   (0x10UL << ADC_SQR3_SQ2_Pos)
 
#define ADC_SQR3_SQ3_Msk   (0x1FUL << ADC_SQR3_SQ3_Pos)
 
#define ADC_SQR3_SQ3   ADC_SQR3_SQ3_Msk
 
#define ADC_SQR3_SQ3_0   (0x01UL << ADC_SQR3_SQ3_Pos)
 
#define ADC_SQR3_SQ3_1   (0x02UL << ADC_SQR3_SQ3_Pos)
 
#define ADC_SQR3_SQ3_2   (0x04UL << ADC_SQR3_SQ3_Pos)
 
#define ADC_SQR3_SQ3_3   (0x08UL << ADC_SQR3_SQ3_Pos)
 
#define ADC_SQR3_SQ3_4   (0x10UL << ADC_SQR3_SQ3_Pos)
 
#define ADC_SQR3_SQ4_Msk   (0x1FUL << ADC_SQR3_SQ4_Pos)
 
#define ADC_SQR3_SQ4   ADC_SQR3_SQ4_Msk
 
#define ADC_SQR3_SQ4_0   (0x01UL << ADC_SQR3_SQ4_Pos)
 
#define ADC_SQR3_SQ4_1   (0x02UL << ADC_SQR3_SQ4_Pos)
 
#define ADC_SQR3_SQ4_2   (0x04UL << ADC_SQR3_SQ4_Pos)
 
#define ADC_SQR3_SQ4_3   (0x08UL << ADC_SQR3_SQ4_Pos)
 
#define ADC_SQR3_SQ4_4   (0x10UL << ADC_SQR3_SQ4_Pos)
 
#define ADC_SQR3_SQ5_Msk   (0x1FUL << ADC_SQR3_SQ5_Pos)
 
#define ADC_SQR3_SQ5   ADC_SQR3_SQ5_Msk
 
#define ADC_SQR3_SQ5_0   (0x01UL << ADC_SQR3_SQ5_Pos)
 
#define ADC_SQR3_SQ5_1   (0x02UL << ADC_SQR3_SQ5_Pos)
 
#define ADC_SQR3_SQ5_2   (0x04UL << ADC_SQR3_SQ5_Pos)
 
#define ADC_SQR3_SQ5_3   (0x08UL << ADC_SQR3_SQ5_Pos)
 
#define ADC_SQR3_SQ5_4   (0x10UL << ADC_SQR3_SQ5_Pos)
 
#define ADC_SQR3_SQ6_Msk   (0x1FUL << ADC_SQR3_SQ6_Pos)
 
#define ADC_SQR3_SQ6   ADC_SQR3_SQ6_Msk
 
#define ADC_SQR3_SQ6_0   (0x01UL << ADC_SQR3_SQ6_Pos)
 
#define ADC_SQR3_SQ6_1   (0x02UL << ADC_SQR3_SQ6_Pos)
 
#define ADC_SQR3_SQ6_2   (0x04UL << ADC_SQR3_SQ6_Pos)
 
#define ADC_SQR3_SQ6_3   (0x08UL << ADC_SQR3_SQ6_Pos)
 
#define ADC_SQR3_SQ6_4   (0x10UL << ADC_SQR3_SQ6_Pos)
 
#define ADC_JSQR_JSQ1_Msk   (0x1FUL << ADC_JSQR_JSQ1_Pos)
 
#define ADC_JSQR_JSQ1   ADC_JSQR_JSQ1_Msk
 
#define ADC_JSQR_JSQ1_0   (0x01UL << ADC_JSQR_JSQ1_Pos)
 
#define ADC_JSQR_JSQ1_1   (0x02UL << ADC_JSQR_JSQ1_Pos)
 
#define ADC_JSQR_JSQ1_2   (0x04UL << ADC_JSQR_JSQ1_Pos)
 
#define ADC_JSQR_JSQ1_3   (0x08UL << ADC_JSQR_JSQ1_Pos)
 
#define ADC_JSQR_JSQ1_4   (0x10UL << ADC_JSQR_JSQ1_Pos)
 
#define ADC_JSQR_JSQ2_Msk   (0x1FUL << ADC_JSQR_JSQ2_Pos)
 
#define ADC_JSQR_JSQ2   ADC_JSQR_JSQ2_Msk
 
#define ADC_JSQR_JSQ2_0   (0x01UL << ADC_JSQR_JSQ2_Pos)
 
#define ADC_JSQR_JSQ2_1   (0x02UL << ADC_JSQR_JSQ2_Pos)
 
#define ADC_JSQR_JSQ2_2   (0x04UL << ADC_JSQR_JSQ2_Pos)
 
#define ADC_JSQR_JSQ2_3   (0x08UL << ADC_JSQR_JSQ2_Pos)
 
#define ADC_JSQR_JSQ2_4   (0x10UL << ADC_JSQR_JSQ2_Pos)
 
#define ADC_JSQR_JSQ3_Msk   (0x1FUL << ADC_JSQR_JSQ3_Pos)
 
#define ADC_JSQR_JSQ3   ADC_JSQR_JSQ3_Msk
 
#define ADC_JSQR_JSQ3_0   (0x01UL << ADC_JSQR_JSQ3_Pos)
 
#define ADC_JSQR_JSQ3_1   (0x02UL << ADC_JSQR_JSQ3_Pos)
 
#define ADC_JSQR_JSQ3_2   (0x04UL << ADC_JSQR_JSQ3_Pos)
 
#define ADC_JSQR_JSQ3_3   (0x08UL << ADC_JSQR_JSQ3_Pos)
 
#define ADC_JSQR_JSQ3_4   (0x10UL << ADC_JSQR_JSQ3_Pos)
 
#define ADC_JSQR_JSQ4_Msk   (0x1FUL << ADC_JSQR_JSQ4_Pos)
 
#define ADC_JSQR_JSQ4   ADC_JSQR_JSQ4_Msk
 
#define ADC_JSQR_JSQ4_0   (0x01UL << ADC_JSQR_JSQ4_Pos)
 
#define ADC_JSQR_JSQ4_1   (0x02UL << ADC_JSQR_JSQ4_Pos)
 
#define ADC_JSQR_JSQ4_2   (0x04UL << ADC_JSQR_JSQ4_Pos)
 
#define ADC_JSQR_JSQ4_3   (0x08UL << ADC_JSQR_JSQ4_Pos)
 
#define ADC_JSQR_JSQ4_4   (0x10UL << ADC_JSQR_JSQ4_Pos)
 
#define ADC_JSQR_JL_Msk   (0x3UL << ADC_JSQR_JL_Pos)
 
#define ADC_JSQR_JL   ADC_JSQR_JL_Msk
 
#define ADC_JSQR_JL_0   (0x1UL << ADC_JSQR_JL_Pos)
 
#define ADC_JSQR_JL_1   (0x2UL << ADC_JSQR_JL_Pos)
 
#define ADC_JDR1_JDATA   ((uint16_t)0xFFFFU)
 
#define ADC_JDR2_JDATA   ((uint16_t)0xFFFFU)
 
#define ADC_JDR3_JDATA   ((uint16_t)0xFFFFU)
 
#define ADC_JDR4_JDATA   ((uint16_t)0xFFFFU)
 
#define ADC_DR_DATA_Msk   (0xFFFFUL << ADC_DR_DATA_Pos)
 
#define ADC_DR_DATA   ADC_DR_DATA_Msk
 
#define ADC_DR_ADC2DATA_Msk   (0xFFFFUL << ADC_DR_ADC2DATA_Pos)
 
#define ADC_DR_ADC2DATA   ADC_DR_ADC2DATA_Msk
 
#define ADC_CSR_AWD1_Msk   (0x1UL << ADC_CSR_AWD1_Pos)
 
#define ADC_CSR_AWD1   ADC_CSR_AWD1_Msk
 
#define ADC_CSR_EOC1_Msk   (0x1UL << ADC_CSR_EOC1_Pos)
 
#define ADC_CSR_EOC1   ADC_CSR_EOC1_Msk
 
#define ADC_CSR_JEOC1_Msk   (0x1UL << ADC_CSR_JEOC1_Pos)
 
#define ADC_CSR_JEOC1   ADC_CSR_JEOC1_Msk
 
#define ADC_CSR_JSTRT1_Msk   (0x1UL << ADC_CSR_JSTRT1_Pos)
 
#define ADC_CSR_JSTRT1   ADC_CSR_JSTRT1_Msk
 
#define ADC_CSR_STRT1_Msk   (0x1UL << ADC_CSR_STRT1_Pos)
 
#define ADC_CSR_STRT1   ADC_CSR_STRT1_Msk
 
#define ADC_CSR_OVR1_Msk   (0x1UL << ADC_CSR_OVR1_Pos)
 
#define ADC_CSR_OVR1   ADC_CSR_OVR1_Msk
 
#define ADC_CSR_AWD2_Msk   (0x1UL << ADC_CSR_AWD2_Pos)
 
#define ADC_CSR_AWD2   ADC_CSR_AWD2_Msk
 
#define ADC_CSR_EOC2_Msk   (0x1UL << ADC_CSR_EOC2_Pos)
 
#define ADC_CSR_EOC2   ADC_CSR_EOC2_Msk
 
#define ADC_CSR_JEOC2_Msk   (0x1UL << ADC_CSR_JEOC2_Pos)
 
#define ADC_CSR_JEOC2   ADC_CSR_JEOC2_Msk
 
#define ADC_CSR_JSTRT2_Msk   (0x1UL << ADC_CSR_JSTRT2_Pos)
 
#define ADC_CSR_JSTRT2   ADC_CSR_JSTRT2_Msk
 
#define ADC_CSR_STRT2_Msk   (0x1UL << ADC_CSR_STRT2_Pos)
 
#define ADC_CSR_STRT2   ADC_CSR_STRT2_Msk
 
#define ADC_CSR_OVR2_Msk   (0x1UL << ADC_CSR_OVR2_Pos)
 
#define ADC_CSR_OVR2   ADC_CSR_OVR2_Msk
 
#define ADC_CSR_AWD3_Msk   (0x1UL << ADC_CSR_AWD3_Pos)
 
#define ADC_CSR_AWD3   ADC_CSR_AWD3_Msk
 
#define ADC_CSR_EOC3_Msk   (0x1UL << ADC_CSR_EOC3_Pos)
 
#define ADC_CSR_EOC3   ADC_CSR_EOC3_Msk
 
#define ADC_CSR_JEOC3_Msk   (0x1UL << ADC_CSR_JEOC3_Pos)
 
#define ADC_CSR_JEOC3   ADC_CSR_JEOC3_Msk
 
#define ADC_CSR_JSTRT3_Msk   (0x1UL << ADC_CSR_JSTRT3_Pos)
 
#define ADC_CSR_JSTRT3   ADC_CSR_JSTRT3_Msk
 
#define ADC_CSR_STRT3_Msk   (0x1UL << ADC_CSR_STRT3_Pos)
 
#define ADC_CSR_STRT3   ADC_CSR_STRT3_Msk
 
#define ADC_CSR_OVR3_Msk   (0x1UL << ADC_CSR_OVR3_Pos)
 
#define ADC_CSR_OVR3   ADC_CSR_OVR3_Msk
 
#define ADC_CCR_MULTI_Msk   (0x1FUL << ADC_CCR_MULTI_Pos)
 
#define ADC_CCR_MULTI   ADC_CCR_MULTI_Msk
 
#define ADC_CCR_MULTI_0   (0x01UL << ADC_CCR_MULTI_Pos)
 
#define ADC_CCR_MULTI_1   (0x02UL << ADC_CCR_MULTI_Pos)
 
#define ADC_CCR_MULTI_2   (0x04UL << ADC_CCR_MULTI_Pos)
 
#define ADC_CCR_MULTI_3   (0x08UL << ADC_CCR_MULTI_Pos)
 
#define ADC_CCR_MULTI_4   (0x10UL << ADC_CCR_MULTI_Pos)
 
#define ADC_CCR_DELAY_Msk   (0xFUL << ADC_CCR_DELAY_Pos)
 
#define ADC_CCR_DELAY   ADC_CCR_DELAY_Msk
 
#define ADC_CCR_DELAY_0   (0x1UL << ADC_CCR_DELAY_Pos)
 
#define ADC_CCR_DELAY_1   (0x2UL << ADC_CCR_DELAY_Pos)
 
#define ADC_CCR_DELAY_2   (0x4UL << ADC_CCR_DELAY_Pos)
 
#define ADC_CCR_DELAY_3   (0x8UL << ADC_CCR_DELAY_Pos)
 
#define ADC_CCR_DDS_Msk   (0x1UL << ADC_CCR_DDS_Pos)
 
#define ADC_CCR_DDS   ADC_CCR_DDS_Msk
 
#define ADC_CCR_DMA_Msk   (0x3UL << ADC_CCR_DMA_Pos)
 
#define ADC_CCR_DMA   ADC_CCR_DMA_Msk
 
#define ADC_CCR_DMA_0   (0x1UL << ADC_CCR_DMA_Pos)
 
#define ADC_CCR_DMA_1   (0x2UL << ADC_CCR_DMA_Pos)
 
#define ADC_CCR_ADCPRE_Msk   (0x3UL << ADC_CCR_ADCPRE_Pos)
 
#define ADC_CCR_ADCPRE   ADC_CCR_ADCPRE_Msk
 
#define ADC_CCR_ADCPRE_0   (0x1UL << ADC_CCR_ADCPRE_Pos)
 
#define ADC_CCR_ADCPRE_1   (0x2UL << ADC_CCR_ADCPRE_Pos)
 
#define ADC_CCR_VBATE_Msk   (0x1UL << ADC_CCR_VBATE_Pos)
 
#define ADC_CCR_VBATE   ADC_CCR_VBATE_Msk
 
#define ADC_CCR_TSVREFE_Msk   (0x1UL << ADC_CCR_TSVREFE_Pos)
 
#define ADC_CCR_TSVREFE   ADC_CCR_TSVREFE_Msk
 
#define ADC_CDR_DATA1_Msk   (0xFFFFUL << ADC_CDR_DATA1_Pos)
 
#define ADC_CDR_DATA1   ADC_CDR_DATA1_Msk
 
#define ADC_CDR_DATA2_Msk   (0xFFFFUL << ADC_CDR_DATA2_Pos)
 
#define ADC_CDR_DATA2   ADC_CDR_DATA2_Msk
 
#define CAN_MCR_INRQ_Pos   (0U)
 
#define CAN_MCR_INRQ_Msk   (0x1UL << CAN_MCR_INRQ_Pos)
 
#define CAN_MCR_INRQ   CAN_MCR_INRQ_Msk
 
#define CAN_MCR_SLEEP_Msk   (0x1UL << CAN_MCR_SLEEP_Pos)
 
#define CAN_MCR_SLEEP   CAN_MCR_SLEEP_Msk
 
#define CAN_MCR_TXFP_Msk   (0x1UL << CAN_MCR_TXFP_Pos)
 
#define CAN_MCR_TXFP   CAN_MCR_TXFP_Msk
 
#define CAN_MCR_RFLM_Msk   (0x1UL << CAN_MCR_RFLM_Pos)
 
#define CAN_MCR_RFLM   CAN_MCR_RFLM_Msk
 
#define CAN_MCR_NART_Msk   (0x1UL << CAN_MCR_NART_Pos)
 
#define CAN_MCR_NART   CAN_MCR_NART_Msk
 
#define CAN_MCR_AWUM_Msk   (0x1UL << CAN_MCR_AWUM_Pos)
 
#define CAN_MCR_AWUM   CAN_MCR_AWUM_Msk
 
#define CAN_MCR_ABOM_Msk   (0x1UL << CAN_MCR_ABOM_Pos)
 
#define CAN_MCR_ABOM   CAN_MCR_ABOM_Msk
 
#define CAN_MCR_TTCM_Msk   (0x1UL << CAN_MCR_TTCM_Pos)
 
#define CAN_MCR_TTCM   CAN_MCR_TTCM_Msk
 
#define CAN_MCR_RESET_Msk   (0x1UL << CAN_MCR_RESET_Pos)
 
#define CAN_MCR_RESET   CAN_MCR_RESET_Msk
 
#define CAN_MSR_INAK_Msk   (0x1UL << CAN_MSR_INAK_Pos)
 
#define CAN_MSR_INAK   CAN_MSR_INAK_Msk
 
#define CAN_MSR_SLAK_Msk   (0x1UL << CAN_MSR_SLAK_Pos)
 
#define CAN_MSR_SLAK   CAN_MSR_SLAK_Msk
 
#define CAN_MSR_ERRI_Msk   (0x1UL << CAN_MSR_ERRI_Pos)
 
#define CAN_MSR_ERRI   CAN_MSR_ERRI_Msk
 
#define CAN_MSR_WKUI_Msk   (0x1UL << CAN_MSR_WKUI_Pos)
 
#define CAN_MSR_WKUI   CAN_MSR_WKUI_Msk
 
#define CAN_MSR_SLAKI_Msk   (0x1UL << CAN_MSR_SLAKI_Pos)
 
#define CAN_MSR_SLAKI   CAN_MSR_SLAKI_Msk
 
#define CAN_MSR_TXM_Msk   (0x1UL << CAN_MSR_TXM_Pos)
 
#define CAN_MSR_TXM   CAN_MSR_TXM_Msk
 
#define CAN_MSR_RXM_Msk   (0x1UL << CAN_MSR_RXM_Pos)
 
#define CAN_MSR_RXM   CAN_MSR_RXM_Msk
 
#define CAN_MSR_SAMP_Msk   (0x1UL << CAN_MSR_SAMP_Pos)
 
#define CAN_MSR_SAMP   CAN_MSR_SAMP_Msk
 
#define CAN_MSR_RX_Msk   (0x1UL << CAN_MSR_RX_Pos)
 
#define CAN_MSR_RX   CAN_MSR_RX_Msk
 
#define CAN_TSR_RQCP0_Msk   (0x1UL << CAN_TSR_RQCP0_Pos)
 
#define CAN_TSR_RQCP0   CAN_TSR_RQCP0_Msk
 
#define CAN_TSR_TXOK0_Msk   (0x1UL << CAN_TSR_TXOK0_Pos)
 
#define CAN_TSR_TXOK0   CAN_TSR_TXOK0_Msk
 
#define CAN_TSR_ALST0_Msk   (0x1UL << CAN_TSR_ALST0_Pos)
 
#define CAN_TSR_ALST0   CAN_TSR_ALST0_Msk
 
#define CAN_TSR_TERR0_Msk   (0x1UL << CAN_TSR_TERR0_Pos)
 
#define CAN_TSR_TERR0   CAN_TSR_TERR0_Msk
 
#define CAN_TSR_ABRQ0_Msk   (0x1UL << CAN_TSR_ABRQ0_Pos)
 
#define CAN_TSR_ABRQ0   CAN_TSR_ABRQ0_Msk
 
#define CAN_TSR_RQCP1_Msk   (0x1UL << CAN_TSR_RQCP1_Pos)
 
#define CAN_TSR_RQCP1   CAN_TSR_RQCP1_Msk
 
#define CAN_TSR_TXOK1_Msk   (0x1UL << CAN_TSR_TXOK1_Pos)
 
#define CAN_TSR_TXOK1   CAN_TSR_TXOK1_Msk
 
#define CAN_TSR_ALST1_Msk   (0x1UL << CAN_TSR_ALST1_Pos)
 
#define CAN_TSR_ALST1   CAN_TSR_ALST1_Msk
 
#define CAN_TSR_TERR1_Msk   (0x1UL << CAN_TSR_TERR1_Pos)
 
#define CAN_TSR_TERR1   CAN_TSR_TERR1_Msk
 
#define CAN_TSR_ABRQ1_Msk   (0x1UL << CAN_TSR_ABRQ1_Pos)
 
#define CAN_TSR_ABRQ1   CAN_TSR_ABRQ1_Msk
 
#define CAN_TSR_RQCP2_Msk   (0x1UL << CAN_TSR_RQCP2_Pos)
 
#define CAN_TSR_RQCP2   CAN_TSR_RQCP2_Msk
 
#define CAN_TSR_TXOK2_Msk   (0x1UL << CAN_TSR_TXOK2_Pos)
 
#define CAN_TSR_TXOK2   CAN_TSR_TXOK2_Msk
 
#define CAN_TSR_ALST2_Msk   (0x1UL << CAN_TSR_ALST2_Pos)
 
#define CAN_TSR_ALST2   CAN_TSR_ALST2_Msk
 
#define CAN_TSR_TERR2_Msk   (0x1UL << CAN_TSR_TERR2_Pos)
 
#define CAN_TSR_TERR2   CAN_TSR_TERR2_Msk
 
#define CAN_TSR_ABRQ2_Msk   (0x1UL << CAN_TSR_ABRQ2_Pos)
 
#define CAN_TSR_ABRQ2   CAN_TSR_ABRQ2_Msk
 
#define CAN_TSR_CODE_Msk   (0x3UL << CAN_TSR_CODE_Pos)
 
#define CAN_TSR_CODE   CAN_TSR_CODE_Msk
 
#define CAN_TSR_TME_Msk   (0x7UL << CAN_TSR_TME_Pos)
 
#define CAN_TSR_TME   CAN_TSR_TME_Msk
 
#define CAN_TSR_TME0_Msk   (0x1UL << CAN_TSR_TME0_Pos)
 
#define CAN_TSR_TME0   CAN_TSR_TME0_Msk
 
#define CAN_TSR_TME1_Msk   (0x1UL << CAN_TSR_TME1_Pos)
 
#define CAN_TSR_TME1   CAN_TSR_TME1_Msk
 
#define CAN_TSR_TME2_Msk   (0x1UL << CAN_TSR_TME2_Pos)
 
#define CAN_TSR_TME2   CAN_TSR_TME2_Msk
 
#define CAN_TSR_LOW_Msk   (0x7UL << CAN_TSR_LOW_Pos)
 
#define CAN_TSR_LOW   CAN_TSR_LOW_Msk
 
#define CAN_TSR_LOW0_Msk   (0x1UL << CAN_TSR_LOW0_Pos)
 
#define CAN_TSR_LOW0   CAN_TSR_LOW0_Msk
 
#define CAN_TSR_LOW1_Msk   (0x1UL << CAN_TSR_LOW1_Pos)
 
#define CAN_TSR_LOW1   CAN_TSR_LOW1_Msk
 
#define CAN_TSR_LOW2_Msk   (0x1UL << CAN_TSR_LOW2_Pos)
 
#define CAN_TSR_LOW2   CAN_TSR_LOW2_Msk
 
#define CAN_RF0R_FMP0_Msk   (0x3UL << CAN_RF0R_FMP0_Pos)
 
#define CAN_RF0R_FMP0   CAN_RF0R_FMP0_Msk
 
#define CAN_RF0R_FULL0_Msk   (0x1UL << CAN_RF0R_FULL0_Pos)
 
#define CAN_RF0R_FULL0   CAN_RF0R_FULL0_Msk
 
#define CAN_RF0R_FOVR0_Msk   (0x1UL << CAN_RF0R_FOVR0_Pos)
 
#define CAN_RF0R_FOVR0   CAN_RF0R_FOVR0_Msk
 
#define CAN_RF0R_RFOM0_Msk   (0x1UL << CAN_RF0R_RFOM0_Pos)
 
#define CAN_RF0R_RFOM0   CAN_RF0R_RFOM0_Msk
 
#define CAN_RF1R_FMP1_Msk   (0x3UL << CAN_RF1R_FMP1_Pos)
 
#define CAN_RF1R_FMP1   CAN_RF1R_FMP1_Msk
 
#define CAN_RF1R_FULL1_Msk   (0x1UL << CAN_RF1R_FULL1_Pos)
 
#define CAN_RF1R_FULL1   CAN_RF1R_FULL1_Msk
 
#define CAN_RF1R_FOVR1_Msk   (0x1UL << CAN_RF1R_FOVR1_Pos)
 
#define CAN_RF1R_FOVR1   CAN_RF1R_FOVR1_Msk
 
#define CAN_RF1R_RFOM1_Msk   (0x1UL << CAN_RF1R_RFOM1_Pos)
 
#define CAN_RF1R_RFOM1   CAN_RF1R_RFOM1_Msk
 
#define CAN_IER_TMEIE_Msk   (0x1UL << CAN_IER_TMEIE_Pos)
 
#define CAN_IER_TMEIE   CAN_IER_TMEIE_Msk
 
#define CAN_IER_FMPIE0_Msk   (0x1UL << CAN_IER_FMPIE0_Pos)
 
#define CAN_IER_FMPIE0   CAN_IER_FMPIE0_Msk
 
#define CAN_IER_FFIE0_Msk   (0x1UL << CAN_IER_FFIE0_Pos)
 
#define CAN_IER_FFIE0   CAN_IER_FFIE0_Msk
 
#define CAN_IER_FOVIE0_Msk   (0x1UL << CAN_IER_FOVIE0_Pos)
 
#define CAN_IER_FOVIE0   CAN_IER_FOVIE0_Msk
 
#define CAN_IER_FMPIE1_Msk   (0x1UL << CAN_IER_FMPIE1_Pos)
 
#define CAN_IER_FMPIE1   CAN_IER_FMPIE1_Msk
 
#define CAN_IER_FFIE1_Msk   (0x1UL << CAN_IER_FFIE1_Pos)
 
#define CAN_IER_FFIE1   CAN_IER_FFIE1_Msk
 
#define CAN_IER_FOVIE1_Msk   (0x1UL << CAN_IER_FOVIE1_Pos)
 
#define CAN_IER_FOVIE1   CAN_IER_FOVIE1_Msk
 
#define CAN_IER_EWGIE_Msk   (0x1UL << CAN_IER_EWGIE_Pos)
 
#define CAN_IER_EWGIE   CAN_IER_EWGIE_Msk
 
#define CAN_IER_EPVIE_Msk   (0x1UL << CAN_IER_EPVIE_Pos)
 
#define CAN_IER_EPVIE   CAN_IER_EPVIE_Msk
 
#define CAN_IER_BOFIE_Msk   (0x1UL << CAN_IER_BOFIE_Pos)
 
#define CAN_IER_BOFIE   CAN_IER_BOFIE_Msk
 
#define CAN_IER_LECIE_Msk   (0x1UL << CAN_IER_LECIE_Pos)
 
#define CAN_IER_LECIE   CAN_IER_LECIE_Msk
 
#define CAN_IER_ERRIE_Msk   (0x1UL << CAN_IER_ERRIE_Pos)
 
#define CAN_IER_ERRIE   CAN_IER_ERRIE_Msk
 
#define CAN_IER_WKUIE_Msk   (0x1UL << CAN_IER_WKUIE_Pos)
 
#define CAN_IER_WKUIE   CAN_IER_WKUIE_Msk
 
#define CAN_IER_SLKIE_Msk   (0x1UL << CAN_IER_SLKIE_Pos)
 
#define CAN_IER_SLKIE   CAN_IER_SLKIE_Msk
 
#define CAN_ESR_EWGF_Msk   (0x1UL << CAN_ESR_EWGF_Pos)
 
#define CAN_ESR_EWGF   CAN_ESR_EWGF_Msk
 
#define CAN_ESR_EPVF_Msk   (0x1UL << CAN_ESR_EPVF_Pos)
 
#define CAN_ESR_EPVF   CAN_ESR_EPVF_Msk
 
#define CAN_ESR_BOFF_Msk   (0x1UL << CAN_ESR_BOFF_Pos)
 
#define CAN_ESR_BOFF   CAN_ESR_BOFF_Msk
 
#define CAN_ESR_LEC_Msk   (0x7UL << CAN_ESR_LEC_Pos)
 
#define CAN_ESR_LEC   CAN_ESR_LEC_Msk
 
#define CAN_ESR_LEC_0   (0x1UL << CAN_ESR_LEC_Pos)
 
#define CAN_ESR_LEC_1   (0x2UL << CAN_ESR_LEC_Pos)
 
#define CAN_ESR_LEC_2   (0x4UL << CAN_ESR_LEC_Pos)
 
#define CAN_ESR_TEC_Msk   (0xFFUL << CAN_ESR_TEC_Pos)
 
#define CAN_ESR_TEC   CAN_ESR_TEC_Msk
 
#define CAN_ESR_REC_Msk   (0xFFUL << CAN_ESR_REC_Pos)
 
#define CAN_ESR_REC   CAN_ESR_REC_Msk
 
#define CAN_BTR_BRP_Msk   (0x3FFUL << CAN_BTR_BRP_Pos)
 
#define CAN_BTR_BRP   CAN_BTR_BRP_Msk
 
#define CAN_BTR_TS1_Msk   (0xFUL << CAN_BTR_TS1_Pos)
 
#define CAN_BTR_TS1   CAN_BTR_TS1_Msk
 
#define CAN_BTR_TS1_0   (0x1UL << CAN_BTR_TS1_Pos)
 
#define CAN_BTR_TS1_1   (0x2UL << CAN_BTR_TS1_Pos)
 
#define CAN_BTR_TS1_2   (0x4UL << CAN_BTR_TS1_Pos)
 
#define CAN_BTR_TS1_3   (0x8UL << CAN_BTR_TS1_Pos)
 
#define CAN_BTR_TS2_Msk   (0x7UL << CAN_BTR_TS2_Pos)
 
#define CAN_BTR_TS2   CAN_BTR_TS2_Msk
 
#define CAN_BTR_TS2_0   (0x1UL << CAN_BTR_TS2_Pos)
 
#define CAN_BTR_TS2_1   (0x2UL << CAN_BTR_TS2_Pos)
 
#define CAN_BTR_TS2_2   (0x4UL << CAN_BTR_TS2_Pos)
 
#define CAN_BTR_SJW_Msk   (0x3UL << CAN_BTR_SJW_Pos)
 
#define CAN_BTR_SJW   CAN_BTR_SJW_Msk
 
#define CAN_BTR_SJW_0   (0x1UL << CAN_BTR_SJW_Pos)
 
#define CAN_BTR_SJW_1   (0x2UL << CAN_BTR_SJW_Pos)
 
#define CAN_BTR_LBKM_Msk   (0x1UL << CAN_BTR_LBKM_Pos)
 
#define CAN_BTR_LBKM   CAN_BTR_LBKM_Msk
 
#define CAN_BTR_SILM_Msk   (0x1UL << CAN_BTR_SILM_Pos)
 
#define CAN_BTR_SILM   CAN_BTR_SILM_Msk
 
#define CAN_TI0R_TXRQ_Msk   (0x1UL << CAN_TI0R_TXRQ_Pos)
 
#define CAN_TI0R_TXRQ   CAN_TI0R_TXRQ_Msk
 
#define CAN_TI0R_RTR_Msk   (0x1UL << CAN_TI0R_RTR_Pos)
 
#define CAN_TI0R_RTR   CAN_TI0R_RTR_Msk
 
#define CAN_TI0R_IDE_Msk   (0x1UL << CAN_TI0R_IDE_Pos)
 
#define CAN_TI0R_IDE   CAN_TI0R_IDE_Msk
 
#define CAN_TI0R_EXID_Msk   (0x3FFFFUL << CAN_TI0R_EXID_Pos)
 
#define CAN_TI0R_EXID   CAN_TI0R_EXID_Msk
 
#define CAN_TI0R_STID_Msk   (0x7FFUL << CAN_TI0R_STID_Pos)
 
#define CAN_TI0R_STID   CAN_TI0R_STID_Msk
 
#define CAN_TDT0R_DLC_Msk   (0xFUL << CAN_TDT0R_DLC_Pos)
 
#define CAN_TDT0R_DLC   CAN_TDT0R_DLC_Msk
 
#define CAN_TDT0R_TGT_Msk   (0x1UL << CAN_TDT0R_TGT_Pos)
 
#define CAN_TDT0R_TGT   CAN_TDT0R_TGT_Msk
 
#define CAN_TDT0R_TIME_Msk   (0xFFFFUL << CAN_TDT0R_TIME_Pos)
 
#define CAN_TDT0R_TIME   CAN_TDT0R_TIME_Msk
 
#define CAN_TDL0R_DATA0_Msk   (0xFFUL << CAN_TDL0R_DATA0_Pos)
 
#define CAN_TDL0R_DATA0   CAN_TDL0R_DATA0_Msk
 
#define CAN_TDL0R_DATA1_Msk   (0xFFUL << CAN_TDL0R_DATA1_Pos)
 
#define CAN_TDL0R_DATA1   CAN_TDL0R_DATA1_Msk
 
#define CAN_TDL0R_DATA2_Msk   (0xFFUL << CAN_TDL0R_DATA2_Pos)
 
#define CAN_TDL0R_DATA2   CAN_TDL0R_DATA2_Msk
 
#define CAN_TDL0R_DATA3_Msk   (0xFFUL << CAN_TDL0R_DATA3_Pos)
 
#define CAN_TDL0R_DATA3   CAN_TDL0R_DATA3_Msk
 
#define CAN_TDH0R_DATA4_Msk   (0xFFUL << CAN_TDH0R_DATA4_Pos)
 
#define CAN_TDH0R_DATA4   CAN_TDH0R_DATA4_Msk
 
#define CAN_TDH0R_DATA5_Msk   (0xFFUL << CAN_TDH0R_DATA5_Pos)
 
#define CAN_TDH0R_DATA5   CAN_TDH0R_DATA5_Msk
 
#define CAN_TDH0R_DATA6_Msk   (0xFFUL << CAN_TDH0R_DATA6_Pos)
 
#define CAN_TDH0R_DATA6   CAN_TDH0R_DATA6_Msk
 
#define CAN_TDH0R_DATA7_Msk   (0xFFUL << CAN_TDH0R_DATA7_Pos)
 
#define CAN_TDH0R_DATA7   CAN_TDH0R_DATA7_Msk
 
#define CAN_TI1R_TXRQ_Msk   (0x1UL << CAN_TI1R_TXRQ_Pos)
 
#define CAN_TI1R_TXRQ   CAN_TI1R_TXRQ_Msk
 
#define CAN_TI1R_RTR_Msk   (0x1UL << CAN_TI1R_RTR_Pos)
 
#define CAN_TI1R_RTR   CAN_TI1R_RTR_Msk
 
#define CAN_TI1R_IDE_Msk   (0x1UL << CAN_TI1R_IDE_Pos)
 
#define CAN_TI1R_IDE   CAN_TI1R_IDE_Msk
 
#define CAN_TI1R_EXID_Msk   (0x3FFFFUL << CAN_TI1R_EXID_Pos)
 
#define CAN_TI1R_EXID   CAN_TI1R_EXID_Msk
 
#define CAN_TI1R_STID_Msk   (0x7FFUL << CAN_TI1R_STID_Pos)
 
#define CAN_TI1R_STID   CAN_TI1R_STID_Msk
 
#define CAN_TDT1R_DLC_Msk   (0xFUL << CAN_TDT1R_DLC_Pos)
 
#define CAN_TDT1R_DLC   CAN_TDT1R_DLC_Msk
 
#define CAN_TDT1R_TGT_Msk   (0x1UL << CAN_TDT1R_TGT_Pos)
 
#define CAN_TDT1R_TGT   CAN_TDT1R_TGT_Msk
 
#define CAN_TDT1R_TIME_Msk   (0xFFFFUL << CAN_TDT1R_TIME_Pos)
 
#define CAN_TDT1R_TIME   CAN_TDT1R_TIME_Msk
 
#define CAN_TDL1R_DATA0_Msk   (0xFFUL << CAN_TDL1R_DATA0_Pos)
 
#define CAN_TDL1R_DATA0   CAN_TDL1R_DATA0_Msk
 
#define CAN_TDL1R_DATA1_Msk   (0xFFUL << CAN_TDL1R_DATA1_Pos)
 
#define CAN_TDL1R_DATA1   CAN_TDL1R_DATA1_Msk
 
#define CAN_TDL1R_DATA2_Msk   (0xFFUL << CAN_TDL1R_DATA2_Pos)
 
#define CAN_TDL1R_DATA2   CAN_TDL1R_DATA2_Msk
 
#define CAN_TDL1R_DATA3_Msk   (0xFFUL << CAN_TDL1R_DATA3_Pos)
 
#define CAN_TDL1R_DATA3   CAN_TDL1R_DATA3_Msk
 
#define CAN_TDH1R_DATA4_Msk   (0xFFUL << CAN_TDH1R_DATA4_Pos)
 
#define CAN_TDH1R_DATA4   CAN_TDH1R_DATA4_Msk
 
#define CAN_TDH1R_DATA5_Msk   (0xFFUL << CAN_TDH1R_DATA5_Pos)
 
#define CAN_TDH1R_DATA5   CAN_TDH1R_DATA5_Msk
 
#define CAN_TDH1R_DATA6_Msk   (0xFFUL << CAN_TDH1R_DATA6_Pos)
 
#define CAN_TDH1R_DATA6   CAN_TDH1R_DATA6_Msk
 
#define CAN_TDH1R_DATA7_Msk   (0xFFUL << CAN_TDH1R_DATA7_Pos)
 
#define CAN_TDH1R_DATA7   CAN_TDH1R_DATA7_Msk
 
#define CAN_TI2R_TXRQ_Msk   (0x1UL << CAN_TI2R_TXRQ_Pos)
 
#define CAN_TI2R_TXRQ   CAN_TI2R_TXRQ_Msk
 
#define CAN_TI2R_RTR_Msk   (0x1UL << CAN_TI2R_RTR_Pos)
 
#define CAN_TI2R_RTR   CAN_TI2R_RTR_Msk
 
#define CAN_TI2R_IDE_Msk   (0x1UL << CAN_TI2R_IDE_Pos)
 
#define CAN_TI2R_IDE   CAN_TI2R_IDE_Msk
 
#define CAN_TI2R_EXID_Msk   (0x3FFFFUL << CAN_TI2R_EXID_Pos)
 
#define CAN_TI2R_EXID   CAN_TI2R_EXID_Msk
 
#define CAN_TI2R_STID_Msk   (0x7FFUL << CAN_TI2R_STID_Pos)
 
#define CAN_TI2R_STID   CAN_TI2R_STID_Msk
 
#define CAN_TDT2R_DLC_Msk   (0xFUL << CAN_TDT2R_DLC_Pos)
 
#define CAN_TDT2R_DLC   CAN_TDT2R_DLC_Msk
 
#define CAN_TDT2R_TGT_Msk   (0x1UL << CAN_TDT2R_TGT_Pos)
 
#define CAN_TDT2R_TGT   CAN_TDT2R_TGT_Msk
 
#define CAN_TDT2R_TIME_Msk   (0xFFFFUL << CAN_TDT2R_TIME_Pos)
 
#define CAN_TDT2R_TIME   CAN_TDT2R_TIME_Msk
 
#define CAN_TDL2R_DATA0_Msk   (0xFFUL << CAN_TDL2R_DATA0_Pos)
 
#define CAN_TDL2R_DATA0   CAN_TDL2R_DATA0_Msk
 
#define CAN_TDL2R_DATA1_Msk   (0xFFUL << CAN_TDL2R_DATA1_Pos)
 
#define CAN_TDL2R_DATA1   CAN_TDL2R_DATA1_Msk
 
#define CAN_TDL2R_DATA2_Msk   (0xFFUL << CAN_TDL2R_DATA2_Pos)
 
#define CAN_TDL2R_DATA2   CAN_TDL2R_DATA2_Msk
 
#define CAN_TDL2R_DATA3_Msk   (0xFFUL << CAN_TDL2R_DATA3_Pos)
 
#define CAN_TDL2R_DATA3   CAN_TDL2R_DATA3_Msk
 
#define CAN_TDH2R_DATA4_Msk   (0xFFUL << CAN_TDH2R_DATA4_Pos)
 
#define CAN_TDH2R_DATA4   CAN_TDH2R_DATA4_Msk
 
#define CAN_TDH2R_DATA5_Msk   (0xFFUL << CAN_TDH2R_DATA5_Pos)
 
#define CAN_TDH2R_DATA5   CAN_TDH2R_DATA5_Msk
 
#define CAN_TDH2R_DATA6_Msk   (0xFFUL << CAN_TDH2R_DATA6_Pos)
 
#define CAN_TDH2R_DATA6   CAN_TDH2R_DATA6_Msk
 
#define CAN_TDH2R_DATA7_Msk   (0xFFUL << CAN_TDH2R_DATA7_Pos)
 
#define CAN_TDH2R_DATA7   CAN_TDH2R_DATA7_Msk
 
#define CAN_RI0R_RTR_Msk   (0x1UL << CAN_RI0R_RTR_Pos)
 
#define CAN_RI0R_RTR   CAN_RI0R_RTR_Msk
 
#define CAN_RI0R_IDE_Msk   (0x1UL << CAN_RI0R_IDE_Pos)
 
#define CAN_RI0R_IDE   CAN_RI0R_IDE_Msk
 
#define CAN_RI0R_EXID_Msk   (0x3FFFFUL << CAN_RI0R_EXID_Pos)
 
#define CAN_RI0R_EXID   CAN_RI0R_EXID_Msk
 
#define CAN_RI0R_STID_Msk   (0x7FFUL << CAN_RI0R_STID_Pos)
 
#define CAN_RI0R_STID   CAN_RI0R_STID_Msk
 
#define CAN_RDT0R_DLC_Msk   (0xFUL << CAN_RDT0R_DLC_Pos)
 
#define CAN_RDT0R_DLC   CAN_RDT0R_DLC_Msk
 
#define CAN_RDT0R_FMI_Msk   (0xFFUL << CAN_RDT0R_FMI_Pos)
 
#define CAN_RDT0R_FMI   CAN_RDT0R_FMI_Msk
 
#define CAN_RDT0R_TIME_Msk   (0xFFFFUL << CAN_RDT0R_TIME_Pos)
 
#define CAN_RDT0R_TIME   CAN_RDT0R_TIME_Msk
 
#define CAN_RDL0R_DATA0_Msk   (0xFFUL << CAN_RDL0R_DATA0_Pos)
 
#define CAN_RDL0R_DATA0   CAN_RDL0R_DATA0_Msk
 
#define CAN_RDL0R_DATA1_Msk   (0xFFUL << CAN_RDL0R_DATA1_Pos)
 
#define CAN_RDL0R_DATA1   CAN_RDL0R_DATA1_Msk
 
#define CAN_RDL0R_DATA2_Msk   (0xFFUL << CAN_RDL0R_DATA2_Pos)
 
#define CAN_RDL0R_DATA2   CAN_RDL0R_DATA2_Msk
 
#define CAN_RDL0R_DATA3_Msk   (0xFFUL << CAN_RDL0R_DATA3_Pos)
 
#define CAN_RDL0R_DATA3   CAN_RDL0R_DATA3_Msk
 
#define CAN_RDH0R_DATA4_Msk   (0xFFUL << CAN_RDH0R_DATA4_Pos)
 
#define CAN_RDH0R_DATA4   CAN_RDH0R_DATA4_Msk
 
#define CAN_RDH0R_DATA5_Msk   (0xFFUL << CAN_RDH0R_DATA5_Pos)
 
#define CAN_RDH0R_DATA5   CAN_RDH0R_DATA5_Msk
 
#define CAN_RDH0R_DATA6_Msk   (0xFFUL << CAN_RDH0R_DATA6_Pos)
 
#define CAN_RDH0R_DATA6   CAN_RDH0R_DATA6_Msk
 
#define CAN_RDH0R_DATA7_Msk   (0xFFUL << CAN_RDH0R_DATA7_Pos)
 
#define CAN_RDH0R_DATA7   CAN_RDH0R_DATA7_Msk
 
#define CAN_RI1R_RTR_Msk   (0x1UL << CAN_RI1R_RTR_Pos)
 
#define CAN_RI1R_RTR   CAN_RI1R_RTR_Msk
 
#define CAN_RI1R_IDE_Msk   (0x1UL << CAN_RI1R_IDE_Pos)
 
#define CAN_RI1R_IDE   CAN_RI1R_IDE_Msk
 
#define CAN_RI1R_EXID_Msk   (0x3FFFFUL << CAN_RI1R_EXID_Pos)
 
#define CAN_RI1R_EXID   CAN_RI1R_EXID_Msk
 
#define CAN_RI1R_STID_Msk   (0x7FFUL << CAN_RI1R_STID_Pos)
 
#define CAN_RI1R_STID   CAN_RI1R_STID_Msk
 
#define CAN_RDT1R_DLC_Msk   (0xFUL << CAN_RDT1R_DLC_Pos)
 
#define CAN_RDT1R_DLC   CAN_RDT1R_DLC_Msk
 
#define CAN_RDT1R_FMI_Msk   (0xFFUL << CAN_RDT1R_FMI_Pos)
 
#define CAN_RDT1R_FMI   CAN_RDT1R_FMI_Msk
 
#define CAN_RDT1R_TIME_Msk   (0xFFFFUL << CAN_RDT1R_TIME_Pos)
 
#define CAN_RDT1R_TIME   CAN_RDT1R_TIME_Msk
 
#define CAN_RDL1R_DATA0_Msk   (0xFFUL << CAN_RDL1R_DATA0_Pos)
 
#define CAN_RDL1R_DATA0   CAN_RDL1R_DATA0_Msk
 
#define CAN_RDL1R_DATA1_Msk   (0xFFUL << CAN_RDL1R_DATA1_Pos)
 
#define CAN_RDL1R_DATA1   CAN_RDL1R_DATA1_Msk
 
#define CAN_RDL1R_DATA2_Msk   (0xFFUL << CAN_RDL1R_DATA2_Pos)
 
#define CAN_RDL1R_DATA2   CAN_RDL1R_DATA2_Msk
 
#define CAN_RDL1R_DATA3_Msk   (0xFFUL << CAN_RDL1R_DATA3_Pos)
 
#define CAN_RDL1R_DATA3   CAN_RDL1R_DATA3_Msk
 
#define CAN_RDH1R_DATA4_Msk   (0xFFUL << CAN_RDH1R_DATA4_Pos)
 
#define CAN_RDH1R_DATA4   CAN_RDH1R_DATA4_Msk
 
#define CAN_RDH1R_DATA5_Msk   (0xFFUL << CAN_RDH1R_DATA5_Pos)
 
#define CAN_RDH1R_DATA5   CAN_RDH1R_DATA5_Msk
 
#define CAN_RDH1R_DATA6_Msk   (0xFFUL << CAN_RDH1R_DATA6_Pos)
 
#define CAN_RDH1R_DATA6   CAN_RDH1R_DATA6_Msk
 
#define CAN_RDH1R_DATA7_Msk   (0xFFUL << CAN_RDH1R_DATA7_Pos)
 
#define CAN_RDH1R_DATA7   CAN_RDH1R_DATA7_Msk
 
#define CAN_FMR_FINIT   ((uint8_t)0x01U)
 
#define CAN_FMR_CAN2SB_Msk   (0x3FUL << CAN_FMR_CAN2SB_Pos)
 
#define CAN_FMR_CAN2SB   CAN_FMR_CAN2SB_Msk
 
#define CAN_FM1R_FBM_Msk   (0x3FFFUL << CAN_FM1R_FBM_Pos)
 
#define CAN_FM1R_FBM   CAN_FM1R_FBM_Msk
 
#define CAN_FM1R_FBM0_Msk   (0x1UL << CAN_FM1R_FBM0_Pos)
 
#define CAN_FM1R_FBM0   CAN_FM1R_FBM0_Msk
 
#define CAN_FM1R_FBM1_Msk   (0x1UL << CAN_FM1R_FBM1_Pos)
 
#define CAN_FM1R_FBM1   CAN_FM1R_FBM1_Msk
 
#define CAN_FM1R_FBM2_Msk   (0x1UL << CAN_FM1R_FBM2_Pos)
 
#define CAN_FM1R_FBM2   CAN_FM1R_FBM2_Msk
 
#define CAN_FM1R_FBM3_Msk   (0x1UL << CAN_FM1R_FBM3_Pos)
 
#define CAN_FM1R_FBM3   CAN_FM1R_FBM3_Msk
 
#define CAN_FM1R_FBM4_Msk   (0x1UL << CAN_FM1R_FBM4_Pos)
 
#define CAN_FM1R_FBM4   CAN_FM1R_FBM4_Msk
 
#define CAN_FM1R_FBM5_Msk   (0x1UL << CAN_FM1R_FBM5_Pos)
 
#define CAN_FM1R_FBM5   CAN_FM1R_FBM5_Msk
 
#define CAN_FM1R_FBM6_Msk   (0x1UL << CAN_FM1R_FBM6_Pos)
 
#define CAN_FM1R_FBM6   CAN_FM1R_FBM6_Msk
 
#define CAN_FM1R_FBM7_Msk   (0x1UL << CAN_FM1R_FBM7_Pos)
 
#define CAN_FM1R_FBM7   CAN_FM1R_FBM7_Msk
 
#define CAN_FM1R_FBM8_Msk   (0x1UL << CAN_FM1R_FBM8_Pos)
 
#define CAN_FM1R_FBM8   CAN_FM1R_FBM8_Msk
 
#define CAN_FM1R_FBM9_Msk   (0x1UL << CAN_FM1R_FBM9_Pos)
 
#define CAN_FM1R_FBM9   CAN_FM1R_FBM9_Msk
 
#define CAN_FM1R_FBM10_Msk   (0x1UL << CAN_FM1R_FBM10_Pos)
 
#define CAN_FM1R_FBM10   CAN_FM1R_FBM10_Msk
 
#define CAN_FM1R_FBM11_Msk   (0x1UL << CAN_FM1R_FBM11_Pos)
 
#define CAN_FM1R_FBM11   CAN_FM1R_FBM11_Msk
 
#define CAN_FM1R_FBM12_Msk   (0x1UL << CAN_FM1R_FBM12_Pos)
 
#define CAN_FM1R_FBM12   CAN_FM1R_FBM12_Msk
 
#define CAN_FM1R_FBM13_Msk   (0x1UL << CAN_FM1R_FBM13_Pos)
 
#define CAN_FM1R_FBM13   CAN_FM1R_FBM13_Msk
 
#define CAN_FS1R_FSC_Msk   (0x3FFFUL << CAN_FS1R_FSC_Pos)
 
#define CAN_FS1R_FSC   CAN_FS1R_FSC_Msk
 
#define CAN_FS1R_FSC0_Msk   (0x1UL << CAN_FS1R_FSC0_Pos)
 
#define CAN_FS1R_FSC0   CAN_FS1R_FSC0_Msk
 
#define CAN_FS1R_FSC1_Msk   (0x1UL << CAN_FS1R_FSC1_Pos)
 
#define CAN_FS1R_FSC1   CAN_FS1R_FSC1_Msk
 
#define CAN_FS1R_FSC2_Msk   (0x1UL << CAN_FS1R_FSC2_Pos)
 
#define CAN_FS1R_FSC2   CAN_FS1R_FSC2_Msk
 
#define CAN_FS1R_FSC3_Msk   (0x1UL << CAN_FS1R_FSC3_Pos)
 
#define CAN_FS1R_FSC3   CAN_FS1R_FSC3_Msk
 
#define CAN_FS1R_FSC4_Msk   (0x1UL << CAN_FS1R_FSC4_Pos)
 
#define CAN_FS1R_FSC4   CAN_FS1R_FSC4_Msk
 
#define CAN_FS1R_FSC5_Msk   (0x1UL << CAN_FS1R_FSC5_Pos)
 
#define CAN_FS1R_FSC5   CAN_FS1R_FSC5_Msk
 
#define CAN_FS1R_FSC6_Msk   (0x1UL << CAN_FS1R_FSC6_Pos)
 
#define CAN_FS1R_FSC6   CAN_FS1R_FSC6_Msk
 
#define CAN_FS1R_FSC7_Msk   (0x1UL << CAN_FS1R_FSC7_Pos)
 
#define CAN_FS1R_FSC7   CAN_FS1R_FSC7_Msk
 
#define CAN_FS1R_FSC8_Msk   (0x1UL << CAN_FS1R_FSC8_Pos)
 
#define CAN_FS1R_FSC8   CAN_FS1R_FSC8_Msk
 
#define CAN_FS1R_FSC9_Msk   (0x1UL << CAN_FS1R_FSC9_Pos)
 
#define CAN_FS1R_FSC9   CAN_FS1R_FSC9_Msk
 
#define CAN_FS1R_FSC10_Msk   (0x1UL << CAN_FS1R_FSC10_Pos)
 
#define CAN_FS1R_FSC10   CAN_FS1R_FSC10_Msk
 
#define CAN_FS1R_FSC11_Msk   (0x1UL << CAN_FS1R_FSC11_Pos)
 
#define CAN_FS1R_FSC11   CAN_FS1R_FSC11_Msk
 
#define CAN_FS1R_FSC12_Msk   (0x1UL << CAN_FS1R_FSC12_Pos)
 
#define CAN_FS1R_FSC12   CAN_FS1R_FSC12_Msk
 
#define CAN_FS1R_FSC13_Msk   (0x1UL << CAN_FS1R_FSC13_Pos)
 
#define CAN_FS1R_FSC13   CAN_FS1R_FSC13_Msk
 
#define CAN_FFA1R_FFA_Msk   (0x3FFFUL << CAN_FFA1R_FFA_Pos)
 
#define CAN_FFA1R_FFA   CAN_FFA1R_FFA_Msk
 
#define CAN_FFA1R_FFA0_Msk   (0x1UL << CAN_FFA1R_FFA0_Pos)
 
#define CAN_FFA1R_FFA0   CAN_FFA1R_FFA0_Msk
 
#define CAN_FFA1R_FFA1_Msk   (0x1UL << CAN_FFA1R_FFA1_Pos)
 
#define CAN_FFA1R_FFA1   CAN_FFA1R_FFA1_Msk
 
#define CAN_FFA1R_FFA2_Msk   (0x1UL << CAN_FFA1R_FFA2_Pos)
 
#define CAN_FFA1R_FFA2   CAN_FFA1R_FFA2_Msk
 
#define CAN_FFA1R_FFA3_Msk   (0x1UL << CAN_FFA1R_FFA3_Pos)
 
#define CAN_FFA1R_FFA3   CAN_FFA1R_FFA3_Msk
 
#define CAN_FFA1R_FFA4_Msk   (0x1UL << CAN_FFA1R_FFA4_Pos)
 
#define CAN_FFA1R_FFA4   CAN_FFA1R_FFA4_Msk
 
#define CAN_FFA1R_FFA5_Msk   (0x1UL << CAN_FFA1R_FFA5_Pos)
 
#define CAN_FFA1R_FFA5   CAN_FFA1R_FFA5_Msk
 
#define CAN_FFA1R_FFA6_Msk   (0x1UL << CAN_FFA1R_FFA6_Pos)
 
#define CAN_FFA1R_FFA6   CAN_FFA1R_FFA6_Msk
 
#define CAN_FFA1R_FFA7_Msk   (0x1UL << CAN_FFA1R_FFA7_Pos)
 
#define CAN_FFA1R_FFA7   CAN_FFA1R_FFA7_Msk
 
#define CAN_FFA1R_FFA8_Msk   (0x1UL << CAN_FFA1R_FFA8_Pos)
 
#define CAN_FFA1R_FFA8   CAN_FFA1R_FFA8_Msk
 
#define CAN_FFA1R_FFA9_Msk   (0x1UL << CAN_FFA1R_FFA9_Pos)
 
#define CAN_FFA1R_FFA9   CAN_FFA1R_FFA9_Msk
 
#define CAN_FFA1R_FFA10_Msk   (0x1UL << CAN_FFA1R_FFA10_Pos)
 
#define CAN_FFA1R_FFA10   CAN_FFA1R_FFA10_Msk
 
#define CAN_FFA1R_FFA11_Msk   (0x1UL << CAN_FFA1R_FFA11_Pos)
 
#define CAN_FFA1R_FFA11   CAN_FFA1R_FFA11_Msk
 
#define CAN_FFA1R_FFA12_Msk   (0x1UL << CAN_FFA1R_FFA12_Pos)
 
#define CAN_FFA1R_FFA12   CAN_FFA1R_FFA12_Msk
 
#define CAN_FFA1R_FFA13_Msk   (0x1UL << CAN_FFA1R_FFA13_Pos)
 
#define CAN_FFA1R_FFA13   CAN_FFA1R_FFA13_Msk
 
#define CAN_FA1R_FACT_Msk   (0x3FFFUL << CAN_FA1R_FACT_Pos)
 
#define CAN_FA1R_FACT   CAN_FA1R_FACT_Msk
 
#define CAN_FA1R_FACT0_Msk   (0x1UL << CAN_FA1R_FACT0_Pos)
 
#define CAN_FA1R_FACT0   CAN_FA1R_FACT0_Msk
 
#define CAN_FA1R_FACT1_Msk   (0x1UL << CAN_FA1R_FACT1_Pos)
 
#define CAN_FA1R_FACT1   CAN_FA1R_FACT1_Msk
 
#define CAN_FA1R_FACT2_Msk   (0x1UL << CAN_FA1R_FACT2_Pos)
 
#define CAN_FA1R_FACT2   CAN_FA1R_FACT2_Msk
 
#define CAN_FA1R_FACT3_Msk   (0x1UL << CAN_FA1R_FACT3_Pos)
 
#define CAN_FA1R_FACT3   CAN_FA1R_FACT3_Msk
 
#define CAN_FA1R_FACT4_Msk   (0x1UL << CAN_FA1R_FACT4_Pos)
 
#define CAN_FA1R_FACT4   CAN_FA1R_FACT4_Msk
 
#define CAN_FA1R_FACT5_Msk   (0x1UL << CAN_FA1R_FACT5_Pos)
 
#define CAN_FA1R_FACT5   CAN_FA1R_FACT5_Msk
 
#define CAN_FA1R_FACT6_Msk   (0x1UL << CAN_FA1R_FACT6_Pos)
 
#define CAN_FA1R_FACT6   CAN_FA1R_FACT6_Msk
 
#define CAN_FA1R_FACT7_Msk   (0x1UL << CAN_FA1R_FACT7_Pos)
 
#define CAN_FA1R_FACT7   CAN_FA1R_FACT7_Msk
 
#define CAN_FA1R_FACT8_Msk   (0x1UL << CAN_FA1R_FACT8_Pos)
 
#define CAN_FA1R_FACT8   CAN_FA1R_FACT8_Msk
 
#define CAN_FA1R_FACT9_Msk   (0x1UL << CAN_FA1R_FACT9_Pos)
 
#define CAN_FA1R_FACT9   CAN_FA1R_FACT9_Msk
 
#define CAN_FA1R_FACT10_Msk   (0x1UL << CAN_FA1R_FACT10_Pos)
 
#define CAN_FA1R_FACT10   CAN_FA1R_FACT10_Msk
 
#define CAN_FA1R_FACT11_Msk   (0x1UL << CAN_FA1R_FACT11_Pos)
 
#define CAN_FA1R_FACT11   CAN_FA1R_FACT11_Msk
 
#define CAN_FA1R_FACT12_Msk   (0x1UL << CAN_FA1R_FACT12_Pos)
 
#define CAN_FA1R_FACT12   CAN_FA1R_FACT12_Msk
 
#define CAN_FA1R_FACT13_Msk   (0x1UL << CAN_FA1R_FACT13_Pos)
 
#define CAN_FA1R_FACT13   CAN_FA1R_FACT13_Msk
 
#define CAN_F0R1_FB0_Msk   (0x1UL << CAN_F0R1_FB0_Pos)
 
#define CAN_F0R1_FB0   CAN_F0R1_FB0_Msk
 
#define CAN_F0R1_FB1_Msk   (0x1UL << CAN_F0R1_FB1_Pos)
 
#define CAN_F0R1_FB1   CAN_F0R1_FB1_Msk
 
#define CAN_F0R1_FB2_Msk   (0x1UL << CAN_F0R1_FB2_Pos)
 
#define CAN_F0R1_FB2   CAN_F0R1_FB2_Msk
 
#define CAN_F0R1_FB3_Msk   (0x1UL << CAN_F0R1_FB3_Pos)
 
#define CAN_F0R1_FB3   CAN_F0R1_FB3_Msk
 
#define CAN_F0R1_FB4_Msk   (0x1UL << CAN_F0R1_FB4_Pos)
 
#define CAN_F0R1_FB4   CAN_F0R1_FB4_Msk
 
#define CAN_F0R1_FB5_Msk   (0x1UL << CAN_F0R1_FB5_Pos)
 
#define CAN_F0R1_FB5   CAN_F0R1_FB5_Msk
 
#define CAN_F0R1_FB6_Msk   (0x1UL << CAN_F0R1_FB6_Pos)
 
#define CAN_F0R1_FB6   CAN_F0R1_FB6_Msk
 
#define CAN_F0R1_FB7_Msk   (0x1UL << CAN_F0R1_FB7_Pos)
 
#define CAN_F0R1_FB7   CAN_F0R1_FB7_Msk
 
#define CAN_F0R1_FB8_Msk   (0x1UL << CAN_F0R1_FB8_Pos)
 
#define CAN_F0R1_FB8   CAN_F0R1_FB8_Msk
 
#define CAN_F0R1_FB9_Msk   (0x1UL << CAN_F0R1_FB9_Pos)
 
#define CAN_F0R1_FB9   CAN_F0R1_FB9_Msk
 
#define CAN_F0R1_FB10_Msk   (0x1UL << CAN_F0R1_FB10_Pos)
 
#define CAN_F0R1_FB10   CAN_F0R1_FB10_Msk
 
#define CAN_F0R1_FB11_Msk   (0x1UL << CAN_F0R1_FB11_Pos)
 
#define CAN_F0R1_FB11   CAN_F0R1_FB11_Msk
 
#define CAN_F0R1_FB12_Msk   (0x1UL << CAN_F0R1_FB12_Pos)
 
#define CAN_F0R1_FB12   CAN_F0R1_FB12_Msk
 
#define CAN_F0R1_FB13_Msk   (0x1UL << CAN_F0R1_FB13_Pos)
 
#define CAN_F0R1_FB13   CAN_F0R1_FB13_Msk
 
#define CAN_F0R1_FB14_Msk   (0x1UL << CAN_F0R1_FB14_Pos)
 
#define CAN_F0R1_FB14   CAN_F0R1_FB14_Msk
 
#define CAN_F0R1_FB15_Msk   (0x1UL << CAN_F0R1_FB15_Pos)
 
#define CAN_F0R1_FB15   CAN_F0R1_FB15_Msk
 
#define CAN_F0R1_FB16_Msk   (0x1UL << CAN_F0R1_FB16_Pos)
 
#define CAN_F0R1_FB16   CAN_F0R1_FB16_Msk
 
#define CAN_F0R1_FB17_Msk   (0x1UL << CAN_F0R1_FB17_Pos)
 
#define CAN_F0R1_FB17   CAN_F0R1_FB17_Msk
 
#define CAN_F0R1_FB18_Msk   (0x1UL << CAN_F0R1_FB18_Pos)
 
#define CAN_F0R1_FB18   CAN_F0R1_FB18_Msk
 
#define CAN_F0R1_FB19_Msk   (0x1UL << CAN_F0R1_FB19_Pos)
 
#define CAN_F0R1_FB19   CAN_F0R1_FB19_Msk
 
#define CAN_F0R1_FB20_Msk   (0x1UL << CAN_F0R1_FB20_Pos)
 
#define CAN_F0R1_FB20   CAN_F0R1_FB20_Msk
 
#define CAN_F0R1_FB21_Msk   (0x1UL << CAN_F0R1_FB21_Pos)
 
#define CAN_F0R1_FB21   CAN_F0R1_FB21_Msk
 
#define CAN_F0R1_FB22_Msk   (0x1UL << CAN_F0R1_FB22_Pos)
 
#define CAN_F0R1_FB22   CAN_F0R1_FB22_Msk
 
#define CAN_F0R1_FB23_Msk   (0x1UL << CAN_F0R1_FB23_Pos)
 
#define CAN_F0R1_FB23   CAN_F0R1_FB23_Msk
 
#define CAN_F0R1_FB24_Msk   (0x1UL << CAN_F0R1_FB24_Pos)
 
#define CAN_F0R1_FB24   CAN_F0R1_FB24_Msk
 
#define CAN_F0R1_FB25_Msk   (0x1UL << CAN_F0R1_FB25_Pos)
 
#define CAN_F0R1_FB25   CAN_F0R1_FB25_Msk
 
#define CAN_F0R1_FB26_Msk   (0x1UL << CAN_F0R1_FB26_Pos)
 
#define CAN_F0R1_FB26   CAN_F0R1_FB26_Msk
 
#define CAN_F0R1_FB27_Msk   (0x1UL << CAN_F0R1_FB27_Pos)
 
#define CAN_F0R1_FB27   CAN_F0R1_FB27_Msk
 
#define CAN_F0R1_FB28_Msk   (0x1UL << CAN_F0R1_FB28_Pos)
 
#define CAN_F0R1_FB28   CAN_F0R1_FB28_Msk
 
#define CAN_F0R1_FB29_Msk   (0x1UL << CAN_F0R1_FB29_Pos)
 
#define CAN_F0R1_FB29   CAN_F0R1_FB29_Msk
 
#define CAN_F0R1_FB30_Msk   (0x1UL << CAN_F0R1_FB30_Pos)
 
#define CAN_F0R1_FB30   CAN_F0R1_FB30_Msk
 
#define CAN_F0R1_FB31_Msk   (0x1UL << CAN_F0R1_FB31_Pos)
 
#define CAN_F0R1_FB31   CAN_F0R1_FB31_Msk
 
#define CAN_F1R1_FB0_Msk   (0x1UL << CAN_F1R1_FB0_Pos)
 
#define CAN_F1R1_FB0   CAN_F1R1_FB0_Msk
 
#define CAN_F1R1_FB1_Msk   (0x1UL << CAN_F1R1_FB1_Pos)
 
#define CAN_F1R1_FB1   CAN_F1R1_FB1_Msk
 
#define CAN_F1R1_FB2_Msk   (0x1UL << CAN_F1R1_FB2_Pos)
 
#define CAN_F1R1_FB2   CAN_F1R1_FB2_Msk
 
#define CAN_F1R1_FB3_Msk   (0x1UL << CAN_F1R1_FB3_Pos)
 
#define CAN_F1R1_FB3   CAN_F1R1_FB3_Msk
 
#define CAN_F1R1_FB4_Msk   (0x1UL << CAN_F1R1_FB4_Pos)
 
#define CAN_F1R1_FB4   CAN_F1R1_FB4_Msk
 
#define CAN_F1R1_FB5_Msk   (0x1UL << CAN_F1R1_FB5_Pos)
 
#define CAN_F1R1_FB5   CAN_F1R1_FB5_Msk
 
#define CAN_F1R1_FB6_Msk   (0x1UL << CAN_F1R1_FB6_Pos)
 
#define CAN_F1R1_FB6   CAN_F1R1_FB6_Msk
 
#define CAN_F1R1_FB7_Msk   (0x1UL << CAN_F1R1_FB7_Pos)
 
#define CAN_F1R1_FB7   CAN_F1R1_FB7_Msk
 
#define CAN_F1R1_FB8_Msk   (0x1UL << CAN_F1R1_FB8_Pos)
 
#define CAN_F1R1_FB8   CAN_F1R1_FB8_Msk
 
#define CAN_F1R1_FB9_Msk   (0x1UL << CAN_F1R1_FB9_Pos)
 
#define CAN_F1R1_FB9   CAN_F1R1_FB9_Msk
 
#define CAN_F1R1_FB10_Msk   (0x1UL << CAN_F1R1_FB10_Pos)
 
#define CAN_F1R1_FB10   CAN_F1R1_FB10_Msk
 
#define CAN_F1R1_FB11_Msk   (0x1UL << CAN_F1R1_FB11_Pos)
 
#define CAN_F1R1_FB11   CAN_F1R1_FB11_Msk
 
#define CAN_F1R1_FB12_Msk   (0x1UL << CAN_F1R1_FB12_Pos)
 
#define CAN_F1R1_FB12   CAN_F1R1_FB12_Msk
 
#define CAN_F1R1_FB13_Msk   (0x1UL << CAN_F1R1_FB13_Pos)
 
#define CAN_F1R1_FB13   CAN_F1R1_FB13_Msk
 
#define CAN_F1R1_FB14_Msk   (0x1UL << CAN_F1R1_FB14_Pos)
 
#define CAN_F1R1_FB14   CAN_F1R1_FB14_Msk
 
#define CAN_F1R1_FB15_Msk   (0x1UL << CAN_F1R1_FB15_Pos)
 
#define CAN_F1R1_FB15   CAN_F1R1_FB15_Msk
 
#define CAN_F1R1_FB16_Msk   (0x1UL << CAN_F1R1_FB16_Pos)
 
#define CAN_F1R1_FB16   CAN_F1R1_FB16_Msk
 
#define CAN_F1R1_FB17_Msk   (0x1UL << CAN_F1R1_FB17_Pos)
 
#define CAN_F1R1_FB17   CAN_F1R1_FB17_Msk
 
#define CAN_F1R1_FB18_Msk   (0x1UL << CAN_F1R1_FB18_Pos)
 
#define CAN_F1R1_FB18   CAN_F1R1_FB18_Msk
 
#define CAN_F1R1_FB19_Msk   (0x1UL << CAN_F1R1_FB19_Pos)
 
#define CAN_F1R1_FB19   CAN_F1R1_FB19_Msk
 
#define CAN_F1R1_FB20_Msk   (0x1UL << CAN_F1R1_FB20_Pos)
 
#define CAN_F1R1_FB20   CAN_F1R1_FB20_Msk
 
#define CAN_F1R1_FB21_Msk   (0x1UL << CAN_F1R1_FB21_Pos)
 
#define CAN_F1R1_FB21   CAN_F1R1_FB21_Msk
 
#define CAN_F1R1_FB22_Msk   (0x1UL << CAN_F1R1_FB22_Pos)
 
#define CAN_F1R1_FB22   CAN_F1R1_FB22_Msk
 
#define CAN_F1R1_FB23_Msk   (0x1UL << CAN_F1R1_FB23_Pos)
 
#define CAN_F1R1_FB23   CAN_F1R1_FB23_Msk
 
#define CAN_F1R1_FB24_Msk   (0x1UL << CAN_F1R1_FB24_Pos)
 
#define CAN_F1R1_FB24   CAN_F1R1_FB24_Msk
 
#define CAN_F1R1_FB25_Msk   (0x1UL << CAN_F1R1_FB25_Pos)
 
#define CAN_F1R1_FB25   CAN_F1R1_FB25_Msk
 
#define CAN_F1R1_FB26_Msk   (0x1UL << CAN_F1R1_FB26_Pos)
 
#define CAN_F1R1_FB26   CAN_F1R1_FB26_Msk
 
#define CAN_F1R1_FB27_Msk   (0x1UL << CAN_F1R1_FB27_Pos)
 
#define CAN_F1R1_FB27   CAN_F1R1_FB27_Msk
 
#define CAN_F1R1_FB28_Msk   (0x1UL << CAN_F1R1_FB28_Pos)
 
#define CAN_F1R1_FB28   CAN_F1R1_FB28_Msk
 
#define CAN_F1R1_FB29_Msk   (0x1UL << CAN_F1R1_FB29_Pos)
 
#define CAN_F1R1_FB29   CAN_F1R1_FB29_Msk
 
#define CAN_F1R1_FB30_Msk   (0x1UL << CAN_F1R1_FB30_Pos)
 
#define CAN_F1R1_FB30   CAN_F1R1_FB30_Msk
 
#define CAN_F1R1_FB31_Msk   (0x1UL << CAN_F1R1_FB31_Pos)
 
#define CAN_F1R1_FB31   CAN_F1R1_FB31_Msk
 
#define CAN_F2R1_FB0_Msk   (0x1UL << CAN_F2R1_FB0_Pos)
 
#define CAN_F2R1_FB0   CAN_F2R1_FB0_Msk
 
#define CAN_F2R1_FB1_Msk   (0x1UL << CAN_F2R1_FB1_Pos)
 
#define CAN_F2R1_FB1   CAN_F2R1_FB1_Msk
 
#define CAN_F2R1_FB2_Msk   (0x1UL << CAN_F2R1_FB2_Pos)
 
#define CAN_F2R1_FB2   CAN_F2R1_FB2_Msk
 
#define CAN_F2R1_FB3_Msk   (0x1UL << CAN_F2R1_FB3_Pos)
 
#define CAN_F2R1_FB3   CAN_F2R1_FB3_Msk
 
#define CAN_F2R1_FB4_Msk   (0x1UL << CAN_F2R1_FB4_Pos)
 
#define CAN_F2R1_FB4   CAN_F2R1_FB4_Msk
 
#define CAN_F2R1_FB5_Msk   (0x1UL << CAN_F2R1_FB5_Pos)
 
#define CAN_F2R1_FB5   CAN_F2R1_FB5_Msk
 
#define CAN_F2R1_FB6_Msk   (0x1UL << CAN_F2R1_FB6_Pos)
 
#define CAN_F2R1_FB6   CAN_F2R1_FB6_Msk
 
#define CAN_F2R1_FB7_Msk   (0x1UL << CAN_F2R1_FB7_Pos)
 
#define CAN_F2R1_FB7   CAN_F2R1_FB7_Msk
 
#define CAN_F2R1_FB8_Msk   (0x1UL << CAN_F2R1_FB8_Pos)
 
#define CAN_F2R1_FB8   CAN_F2R1_FB8_Msk
 
#define CAN_F2R1_FB9_Msk   (0x1UL << CAN_F2R1_FB9_Pos)
 
#define CAN_F2R1_FB9   CAN_F2R1_FB9_Msk
 
#define CAN_F2R1_FB10_Msk   (0x1UL << CAN_F2R1_FB10_Pos)
 
#define CAN_F2R1_FB10   CAN_F2R1_FB10_Msk
 
#define CAN_F2R1_FB11_Msk   (0x1UL << CAN_F2R1_FB11_Pos)
 
#define CAN_F2R1_FB11   CAN_F2R1_FB11_Msk
 
#define CAN_F2R1_FB12_Msk   (0x1UL << CAN_F2R1_FB12_Pos)
 
#define CAN_F2R1_FB12   CAN_F2R1_FB12_Msk
 
#define CAN_F2R1_FB13_Msk   (0x1UL << CAN_F2R1_FB13_Pos)
 
#define CAN_F2R1_FB13   CAN_F2R1_FB13_Msk
 
#define CAN_F2R1_FB14_Msk   (0x1UL << CAN_F2R1_FB14_Pos)
 
#define CAN_F2R1_FB14   CAN_F2R1_FB14_Msk
 
#define CAN_F2R1_FB15_Msk   (0x1UL << CAN_F2R1_FB15_Pos)
 
#define CAN_F2R1_FB15   CAN_F2R1_FB15_Msk
 
#define CAN_F2R1_FB16_Msk   (0x1UL << CAN_F2R1_FB16_Pos)
 
#define CAN_F2R1_FB16   CAN_F2R1_FB16_Msk
 
#define CAN_F2R1_FB17_Msk   (0x1UL << CAN_F2R1_FB17_Pos)
 
#define CAN_F2R1_FB17   CAN_F2R1_FB17_Msk
 
#define CAN_F2R1_FB18_Msk   (0x1UL << CAN_F2R1_FB18_Pos)
 
#define CAN_F2R1_FB18   CAN_F2R1_FB18_Msk
 
#define CAN_F2R1_FB19_Msk   (0x1UL << CAN_F2R1_FB19_Pos)
 
#define CAN_F2R1_FB19   CAN_F2R1_FB19_Msk
 
#define CAN_F2R1_FB20_Msk   (0x1UL << CAN_F2R1_FB20_Pos)
 
#define CAN_F2R1_FB20   CAN_F2R1_FB20_Msk
 
#define CAN_F2R1_FB21_Msk   (0x1UL << CAN_F2R1_FB21_Pos)
 
#define CAN_F2R1_FB21   CAN_F2R1_FB21_Msk
 
#define CAN_F2R1_FB22_Msk   (0x1UL << CAN_F2R1_FB22_Pos)
 
#define CAN_F2R1_FB22   CAN_F2R1_FB22_Msk
 
#define CAN_F2R1_FB23_Msk   (0x1UL << CAN_F2R1_FB23_Pos)
 
#define CAN_F2R1_FB23   CAN_F2R1_FB23_Msk
 
#define CAN_F2R1_FB24_Msk   (0x1UL << CAN_F2R1_FB24_Pos)
 
#define CAN_F2R1_FB24   CAN_F2R1_FB24_Msk
 
#define CAN_F2R1_FB25_Msk   (0x1UL << CAN_F2R1_FB25_Pos)
 
#define CAN_F2R1_FB25   CAN_F2R1_FB25_Msk
 
#define CAN_F2R1_FB26_Msk   (0x1UL << CAN_F2R1_FB26_Pos)
 
#define CAN_F2R1_FB26   CAN_F2R1_FB26_Msk
 
#define CAN_F2R1_FB27_Msk   (0x1UL << CAN_F2R1_FB27_Pos)
 
#define CAN_F2R1_FB27   CAN_F2R1_FB27_Msk
 
#define CAN_F2R1_FB28_Msk   (0x1UL << CAN_F2R1_FB28_Pos)
 
#define CAN_F2R1_FB28   CAN_F2R1_FB28_Msk
 
#define CAN_F2R1_FB29_Msk   (0x1UL << CAN_F2R1_FB29_Pos)
 
#define CAN_F2R1_FB29   CAN_F2R1_FB29_Msk
 
#define CAN_F2R1_FB30_Msk   (0x1UL << CAN_F2R1_FB30_Pos)
 
#define CAN_F2R1_FB30   CAN_F2R1_FB30_Msk
 
#define CAN_F2R1_FB31_Msk   (0x1UL << CAN_F2R1_FB31_Pos)
 
#define CAN_F2R1_FB31   CAN_F2R1_FB31_Msk
 
#define CAN_F3R1_FB0_Msk   (0x1UL << CAN_F3R1_FB0_Pos)
 
#define CAN_F3R1_FB0   CAN_F3R1_FB0_Msk
 
#define CAN_F3R1_FB1_Msk   (0x1UL << CAN_F3R1_FB1_Pos)
 
#define CAN_F3R1_FB1   CAN_F3R1_FB1_Msk
 
#define CAN_F3R1_FB2_Msk   (0x1UL << CAN_F3R1_FB2_Pos)
 
#define CAN_F3R1_FB2   CAN_F3R1_FB2_Msk
 
#define CAN_F3R1_FB3_Msk   (0x1UL << CAN_F3R1_FB3_Pos)
 
#define CAN_F3R1_FB3   CAN_F3R1_FB3_Msk
 
#define CAN_F3R1_FB4_Msk   (0x1UL << CAN_F3R1_FB4_Pos)
 
#define CAN_F3R1_FB4   CAN_F3R1_FB4_Msk
 
#define CAN_F3R1_FB5_Msk   (0x1UL << CAN_F3R1_FB5_Pos)
 
#define CAN_F3R1_FB5   CAN_F3R1_FB5_Msk
 
#define CAN_F3R1_FB6_Msk   (0x1UL << CAN_F3R1_FB6_Pos)
 
#define CAN_F3R1_FB6   CAN_F3R1_FB6_Msk
 
#define CAN_F3R1_FB7_Msk   (0x1UL << CAN_F3R1_FB7_Pos)
 
#define CAN_F3R1_FB7   CAN_F3R1_FB7_Msk
 
#define CAN_F3R1_FB8_Msk   (0x1UL << CAN_F3R1_FB8_Pos)
 
#define CAN_F3R1_FB8   CAN_F3R1_FB8_Msk
 
#define CAN_F3R1_FB9_Msk   (0x1UL << CAN_F3R1_FB9_Pos)
 
#define CAN_F3R1_FB9   CAN_F3R1_FB9_Msk
 
#define CAN_F3R1_FB10_Msk   (0x1UL << CAN_F3R1_FB10_Pos)
 
#define CAN_F3R1_FB10   CAN_F3R1_FB10_Msk
 
#define CAN_F3R1_FB11_Msk   (0x1UL << CAN_F3R1_FB11_Pos)
 
#define CAN_F3R1_FB11   CAN_F3R1_FB11_Msk
 
#define CAN_F3R1_FB12_Msk   (0x1UL << CAN_F3R1_FB12_Pos)
 
#define CAN_F3R1_FB12   CAN_F3R1_FB12_Msk
 
#define CAN_F3R1_FB13_Msk   (0x1UL << CAN_F3R1_FB13_Pos)
 
#define CAN_F3R1_FB13   CAN_F3R1_FB13_Msk
 
#define CAN_F3R1_FB14_Msk   (0x1UL << CAN_F3R1_FB14_Pos)
 
#define CAN_F3R1_FB14   CAN_F3R1_FB14_Msk
 
#define CAN_F3R1_FB15_Msk   (0x1UL << CAN_F3R1_FB15_Pos)
 
#define CAN_F3R1_FB15   CAN_F3R1_FB15_Msk
 
#define CAN_F3R1_FB16_Msk   (0x1UL << CAN_F3R1_FB16_Pos)
 
#define CAN_F3R1_FB16   CAN_F3R1_FB16_Msk
 
#define CAN_F3R1_FB17_Msk   (0x1UL << CAN_F3R1_FB17_Pos)
 
#define CAN_F3R1_FB17   CAN_F3R1_FB17_Msk
 
#define CAN_F3R1_FB18_Msk   (0x1UL << CAN_F3R1_FB18_Pos)
 
#define CAN_F3R1_FB18   CAN_F3R1_FB18_Msk
 
#define CAN_F3R1_FB19_Msk   (0x1UL << CAN_F3R1_FB19_Pos)
 
#define CAN_F3R1_FB19   CAN_F3R1_FB19_Msk
 
#define CAN_F3R1_FB20_Msk   (0x1UL << CAN_F3R1_FB20_Pos)
 
#define CAN_F3R1_FB20   CAN_F3R1_FB20_Msk
 
#define CAN_F3R1_FB21_Msk   (0x1UL << CAN_F3R1_FB21_Pos)
 
#define CAN_F3R1_FB21   CAN_F3R1_FB21_Msk
 
#define CAN_F3R1_FB22_Msk   (0x1UL << CAN_F3R1_FB22_Pos)
 
#define CAN_F3R1_FB22   CAN_F3R1_FB22_Msk
 
#define CAN_F3R1_FB23_Msk   (0x1UL << CAN_F3R1_FB23_Pos)
 
#define CAN_F3R1_FB23   CAN_F3R1_FB23_Msk
 
#define CAN_F3R1_FB24_Msk   (0x1UL << CAN_F3R1_FB24_Pos)
 
#define CAN_F3R1_FB24   CAN_F3R1_FB24_Msk
 
#define CAN_F3R1_FB25_Msk   (0x1UL << CAN_F3R1_FB25_Pos)
 
#define CAN_F3R1_FB25   CAN_F3R1_FB25_Msk
 
#define CAN_F3R1_FB26_Msk   (0x1UL << CAN_F3R1_FB26_Pos)
 
#define CAN_F3R1_FB26   CAN_F3R1_FB26_Msk
 
#define CAN_F3R1_FB27_Msk   (0x1UL << CAN_F3R1_FB27_Pos)
 
#define CAN_F3R1_FB27   CAN_F3R1_FB27_Msk
 
#define CAN_F3R1_FB28_Msk   (0x1UL << CAN_F3R1_FB28_Pos)
 
#define CAN_F3R1_FB28   CAN_F3R1_FB28_Msk
 
#define CAN_F3R1_FB29_Msk   (0x1UL << CAN_F3R1_FB29_Pos)
 
#define CAN_F3R1_FB29   CAN_F3R1_FB29_Msk
 
#define CAN_F3R1_FB30_Msk   (0x1UL << CAN_F3R1_FB30_Pos)
 
#define CAN_F3R1_FB30   CAN_F3R1_FB30_Msk
 
#define CAN_F3R1_FB31_Msk   (0x1UL << CAN_F3R1_FB31_Pos)
 
#define CAN_F3R1_FB31   CAN_F3R1_FB31_Msk
 
#define CAN_F4R1_FB0_Msk   (0x1UL << CAN_F4R1_FB0_Pos)
 
#define CAN_F4R1_FB0   CAN_F4R1_FB0_Msk
 
#define CAN_F4R1_FB1_Msk   (0x1UL << CAN_F4R1_FB1_Pos)
 
#define CAN_F4R1_FB1   CAN_F4R1_FB1_Msk
 
#define CAN_F4R1_FB2_Msk   (0x1UL << CAN_F4R1_FB2_Pos)
 
#define CAN_F4R1_FB2   CAN_F4R1_FB2_Msk
 
#define CAN_F4R1_FB3_Msk   (0x1UL << CAN_F4R1_FB3_Pos)
 
#define CAN_F4R1_FB3   CAN_F4R1_FB3_Msk
 
#define CAN_F4R1_FB4_Msk   (0x1UL << CAN_F4R1_FB4_Pos)
 
#define CAN_F4R1_FB4   CAN_F4R1_FB4_Msk
 
#define CAN_F4R1_FB5_Msk   (0x1UL << CAN_F4R1_FB5_Pos)
 
#define CAN_F4R1_FB5   CAN_F4R1_FB5_Msk
 
#define CAN_F4R1_FB6_Msk   (0x1UL << CAN_F4R1_FB6_Pos)
 
#define CAN_F4R1_FB6   CAN_F4R1_FB6_Msk
 
#define CAN_F4R1_FB7_Msk   (0x1UL << CAN_F4R1_FB7_Pos)
 
#define CAN_F4R1_FB7   CAN_F4R1_FB7_Msk
 
#define CAN_F4R1_FB8_Msk   (0x1UL << CAN_F4R1_FB8_Pos)
 
#define CAN_F4R1_FB8   CAN_F4R1_FB8_Msk
 
#define CAN_F4R1_FB9_Msk   (0x1UL << CAN_F4R1_FB9_Pos)
 
#define CAN_F4R1_FB9   CAN_F4R1_FB9_Msk
 
#define CAN_F4R1_FB10_Msk   (0x1UL << CAN_F4R1_FB10_Pos)
 
#define CAN_F4R1_FB10   CAN_F4R1_FB10_Msk
 
#define CAN_F4R1_FB11_Msk   (0x1UL << CAN_F4R1_FB11_Pos)
 
#define CAN_F4R1_FB11   CAN_F4R1_FB11_Msk
 
#define CAN_F4R1_FB12_Msk   (0x1UL << CAN_F4R1_FB12_Pos)
 
#define CAN_F4R1_FB12   CAN_F4R1_FB12_Msk
 
#define CAN_F4R1_FB13_Msk   (0x1UL << CAN_F4R1_FB13_Pos)
 
#define CAN_F4R1_FB13   CAN_F4R1_FB13_Msk
 
#define CAN_F4R1_FB14_Msk   (0x1UL << CAN_F4R1_FB14_Pos)
 
#define CAN_F4R1_FB14   CAN_F4R1_FB14_Msk
 
#define CAN_F4R1_FB15_Msk   (0x1UL << CAN_F4R1_FB15_Pos)
 
#define CAN_F4R1_FB15   CAN_F4R1_FB15_Msk
 
#define CAN_F4R1_FB16_Msk   (0x1UL << CAN_F4R1_FB16_Pos)
 
#define CAN_F4R1_FB16   CAN_F4R1_FB16_Msk
 
#define CAN_F4R1_FB17_Msk   (0x1UL << CAN_F4R1_FB17_Pos)
 
#define CAN_F4R1_FB17   CAN_F4R1_FB17_Msk
 
#define CAN_F4R1_FB18_Msk   (0x1UL << CAN_F4R1_FB18_Pos)
 
#define CAN_F4R1_FB18   CAN_F4R1_FB18_Msk
 
#define CAN_F4R1_FB19_Msk   (0x1UL << CAN_F4R1_FB19_Pos)
 
#define CAN_F4R1_FB19   CAN_F4R1_FB19_Msk
 
#define CAN_F4R1_FB20_Msk   (0x1UL << CAN_F4R1_FB20_Pos)
 
#define CAN_F4R1_FB20   CAN_F4R1_FB20_Msk
 
#define CAN_F4R1_FB21_Msk   (0x1UL << CAN_F4R1_FB21_Pos)
 
#define CAN_F4R1_FB21   CAN_F4R1_FB21_Msk
 
#define CAN_F4R1_FB22_Msk   (0x1UL << CAN_F4R1_FB22_Pos)
 
#define CAN_F4R1_FB22   CAN_F4R1_FB22_Msk
 
#define CAN_F4R1_FB23_Msk   (0x1UL << CAN_F4R1_FB23_Pos)
 
#define CAN_F4R1_FB23   CAN_F4R1_FB23_Msk
 
#define CAN_F4R1_FB24_Msk   (0x1UL << CAN_F4R1_FB24_Pos)
 
#define CAN_F4R1_FB24   CAN_F4R1_FB24_Msk
 
#define CAN_F4R1_FB25_Msk   (0x1UL << CAN_F4R1_FB25_Pos)
 
#define CAN_F4R1_FB25   CAN_F4R1_FB25_Msk
 
#define CAN_F4R1_FB26_Msk   (0x1UL << CAN_F4R1_FB26_Pos)
 
#define CAN_F4R1_FB26   CAN_F4R1_FB26_Msk
 
#define CAN_F4R1_FB27_Msk   (0x1UL << CAN_F4R1_FB27_Pos)
 
#define CAN_F4R1_FB27   CAN_F4R1_FB27_Msk
 
#define CAN_F4R1_FB28_Msk   (0x1UL << CAN_F4R1_FB28_Pos)
 
#define CAN_F4R1_FB28   CAN_F4R1_FB28_Msk
 
#define CAN_F4R1_FB29_Msk   (0x1UL << CAN_F4R1_FB29_Pos)
 
#define CAN_F4R1_FB29   CAN_F4R1_FB29_Msk
 
#define CAN_F4R1_FB30_Msk   (0x1UL << CAN_F4R1_FB30_Pos)
 
#define CAN_F4R1_FB30   CAN_F4R1_FB30_Msk
 
#define CAN_F4R1_FB31_Msk   (0x1UL << CAN_F4R1_FB31_Pos)
 
#define CAN_F4R1_FB31   CAN_F4R1_FB31_Msk
 
#define CAN_F5R1_FB0_Msk   (0x1UL << CAN_F5R1_FB0_Pos)
 
#define CAN_F5R1_FB0   CAN_F5R1_FB0_Msk
 
#define CAN_F5R1_FB1_Msk   (0x1UL << CAN_F5R1_FB1_Pos)
 
#define CAN_F5R1_FB1   CAN_F5R1_FB1_Msk
 
#define CAN_F5R1_FB2_Msk   (0x1UL << CAN_F5R1_FB2_Pos)
 
#define CAN_F5R1_FB2   CAN_F5R1_FB2_Msk
 
#define CAN_F5R1_FB3_Msk   (0x1UL << CAN_F5R1_FB3_Pos)
 
#define CAN_F5R1_FB3   CAN_F5R1_FB3_Msk
 
#define CAN_F5R1_FB4_Msk   (0x1UL << CAN_F5R1_FB4_Pos)
 
#define CAN_F5R1_FB4   CAN_F5R1_FB4_Msk
 
#define CAN_F5R1_FB5_Msk   (0x1UL << CAN_F5R1_FB5_Pos)
 
#define CAN_F5R1_FB5   CAN_F5R1_FB5_Msk
 
#define CAN_F5R1_FB6_Msk   (0x1UL << CAN_F5R1_FB6_Pos)
 
#define CAN_F5R1_FB6   CAN_F5R1_FB6_Msk
 
#define CAN_F5R1_FB7_Msk   (0x1UL << CAN_F5R1_FB7_Pos)
 
#define CAN_F5R1_FB7   CAN_F5R1_FB7_Msk
 
#define CAN_F5R1_FB8_Msk   (0x1UL << CAN_F5R1_FB8_Pos)
 
#define CAN_F5R1_FB8   CAN_F5R1_FB8_Msk
 
#define CAN_F5R1_FB9_Msk   (0x1UL << CAN_F5R1_FB9_Pos)
 
#define CAN_F5R1_FB9   CAN_F5R1_FB9_Msk
 
#define CAN_F5R1_FB10_Msk   (0x1UL << CAN_F5R1_FB10_Pos)
 
#define CAN_F5R1_FB10   CAN_F5R1_FB10_Msk
 
#define CAN_F5R1_FB11_Msk   (0x1UL << CAN_F5R1_FB11_Pos)
 
#define CAN_F5R1_FB11   CAN_F5R1_FB11_Msk
 
#define CAN_F5R1_FB12_Msk   (0x1UL << CAN_F5R1_FB12_Pos)
 
#define CAN_F5R1_FB12   CAN_F5R1_FB12_Msk
 
#define CAN_F5R1_FB13_Msk   (0x1UL << CAN_F5R1_FB13_Pos)
 
#define CAN_F5R1_FB13   CAN_F5R1_FB13_Msk
 
#define CAN_F5R1_FB14_Msk   (0x1UL << CAN_F5R1_FB14_Pos)
 
#define CAN_F5R1_FB14   CAN_F5R1_FB14_Msk
 
#define CAN_F5R1_FB15_Msk   (0x1UL << CAN_F5R1_FB15_Pos)
 
#define CAN_F5R1_FB15   CAN_F5R1_FB15_Msk
 
#define CAN_F5R1_FB16_Msk   (0x1UL << CAN_F5R1_FB16_Pos)
 
#define CAN_F5R1_FB16   CAN_F5R1_FB16_Msk
 
#define CAN_F5R1_FB17_Msk   (0x1UL << CAN_F5R1_FB17_Pos)
 
#define CAN_F5R1_FB17   CAN_F5R1_FB17_Msk
 
#define CAN_F5R1_FB18_Msk   (0x1UL << CAN_F5R1_FB18_Pos)
 
#define CAN_F5R1_FB18   CAN_F5R1_FB18_Msk
 
#define CAN_F5R1_FB19_Msk   (0x1UL << CAN_F5R1_FB19_Pos)
 
#define CAN_F5R1_FB19   CAN_F5R1_FB19_Msk
 
#define CAN_F5R1_FB20_Msk   (0x1UL << CAN_F5R1_FB20_Pos)
 
#define CAN_F5R1_FB20   CAN_F5R1_FB20_Msk
 
#define CAN_F5R1_FB21_Msk   (0x1UL << CAN_F5R1_FB21_Pos)
 
#define CAN_F5R1_FB21   CAN_F5R1_FB21_Msk
 
#define CAN_F5R1_FB22_Msk   (0x1UL << CAN_F5R1_FB22_Pos)
 
#define CAN_F5R1_FB22   CAN_F5R1_FB22_Msk
 
#define CAN_F5R1_FB23_Msk   (0x1UL << CAN_F5R1_FB23_Pos)
 
#define CAN_F5R1_FB23   CAN_F5R1_FB23_Msk
 
#define CAN_F5R1_FB24_Msk   (0x1UL << CAN_F5R1_FB24_Pos)
 
#define CAN_F5R1_FB24   CAN_F5R1_FB24_Msk
 
#define CAN_F5R1_FB25_Msk   (0x1UL << CAN_F5R1_FB25_Pos)
 
#define CAN_F5R1_FB25   CAN_F5R1_FB25_Msk
 
#define CAN_F5R1_FB26_Msk   (0x1UL << CAN_F5R1_FB26_Pos)
 
#define CAN_F5R1_FB26   CAN_F5R1_FB26_Msk
 
#define CAN_F5R1_FB27_Msk   (0x1UL << CAN_F5R1_FB27_Pos)
 
#define CAN_F5R1_FB27   CAN_F5R1_FB27_Msk
 
#define CAN_F5R1_FB28_Msk   (0x1UL << CAN_F5R1_FB28_Pos)
 
#define CAN_F5R1_FB28   CAN_F5R1_FB28_Msk
 
#define CAN_F5R1_FB29_Msk   (0x1UL << CAN_F5R1_FB29_Pos)
 
#define CAN_F5R1_FB29   CAN_F5R1_FB29_Msk
 
#define CAN_F5R1_FB30_Msk   (0x1UL << CAN_F5R1_FB30_Pos)
 
#define CAN_F5R1_FB30   CAN_F5R1_FB30_Msk
 
#define CAN_F5R1_FB31_Msk   (0x1UL << CAN_F5R1_FB31_Pos)
 
#define CAN_F5R1_FB31   CAN_F5R1_FB31_Msk
 
#define CAN_F6R1_FB0_Msk   (0x1UL << CAN_F6R1_FB0_Pos)
 
#define CAN_F6R1_FB0   CAN_F6R1_FB0_Msk
 
#define CAN_F6R1_FB1_Msk   (0x1UL << CAN_F6R1_FB1_Pos)
 
#define CAN_F6R1_FB1   CAN_F6R1_FB1_Msk
 
#define CAN_F6R1_FB2_Msk   (0x1UL << CAN_F6R1_FB2_Pos)
 
#define CAN_F6R1_FB2   CAN_F6R1_FB2_Msk
 
#define CAN_F6R1_FB3_Msk   (0x1UL << CAN_F6R1_FB3_Pos)
 
#define CAN_F6R1_FB3   CAN_F6R1_FB3_Msk
 
#define CAN_F6R1_FB4_Msk   (0x1UL << CAN_F6R1_FB4_Pos)
 
#define CAN_F6R1_FB4   CAN_F6R1_FB4_Msk
 
#define CAN_F6R1_FB5_Msk   (0x1UL << CAN_F6R1_FB5_Pos)
 
#define CAN_F6R1_FB5   CAN_F6R1_FB5_Msk
 
#define CAN_F6R1_FB6_Msk   (0x1UL << CAN_F6R1_FB6_Pos)
 
#define CAN_F6R1_FB6   CAN_F6R1_FB6_Msk
 
#define CAN_F6R1_FB7_Msk   (0x1UL << CAN_F6R1_FB7_Pos)
 
#define CAN_F6R1_FB7   CAN_F6R1_FB7_Msk
 
#define CAN_F6R1_FB8_Msk   (0x1UL << CAN_F6R1_FB8_Pos)
 
#define CAN_F6R1_FB8   CAN_F6R1_FB8_Msk
 
#define CAN_F6R1_FB9_Msk   (0x1UL << CAN_F6R1_FB9_Pos)
 
#define CAN_F6R1_FB9   CAN_F6R1_FB9_Msk
 
#define CAN_F6R1_FB10_Msk   (0x1UL << CAN_F6R1_FB10_Pos)
 
#define CAN_F6R1_FB10   CAN_F6R1_FB10_Msk
 
#define CAN_F6R1_FB11_Msk   (0x1UL << CAN_F6R1_FB11_Pos)
 
#define CAN_F6R1_FB11   CAN_F6R1_FB11_Msk
 
#define CAN_F6R1_FB12_Msk   (0x1UL << CAN_F6R1_FB12_Pos)
 
#define CAN_F6R1_FB12   CAN_F6R1_FB12_Msk
 
#define CAN_F6R1_FB13_Msk   (0x1UL << CAN_F6R1_FB13_Pos)
 
#define CAN_F6R1_FB13   CAN_F6R1_FB13_Msk
 
#define CAN_F6R1_FB14_Msk   (0x1UL << CAN_F6R1_FB14_Pos)
 
#define CAN_F6R1_FB14   CAN_F6R1_FB14_Msk
 
#define CAN_F6R1_FB15_Msk   (0x1UL << CAN_F6R1_FB15_Pos)
 
#define CAN_F6R1_FB15   CAN_F6R1_FB15_Msk
 
#define CAN_F6R1_FB16_Msk   (0x1UL << CAN_F6R1_FB16_Pos)
 
#define CAN_F6R1_FB16   CAN_F6R1_FB16_Msk
 
#define CAN_F6R1_FB17_Msk   (0x1UL << CAN_F6R1_FB17_Pos)
 
#define CAN_F6R1_FB17   CAN_F6R1_FB17_Msk
 
#define CAN_F6R1_FB18_Msk   (0x1UL << CAN_F6R1_FB18_Pos)
 
#define CAN_F6R1_FB18   CAN_F6R1_FB18_Msk
 
#define CAN_F6R1_FB19_Msk   (0x1UL << CAN_F6R1_FB19_Pos)
 
#define CAN_F6R1_FB19   CAN_F6R1_FB19_Msk
 
#define CAN_F6R1_FB20_Msk   (0x1UL << CAN_F6R1_FB20_Pos)
 
#define CAN_F6R1_FB20   CAN_F6R1_FB20_Msk
 
#define CAN_F6R1_FB21_Msk   (0x1UL << CAN_F6R1_FB21_Pos)
 
#define CAN_F6R1_FB21   CAN_F6R1_FB21_Msk
 
#define CAN_F6R1_FB22_Msk   (0x1UL << CAN_F6R1_FB22_Pos)
 
#define CAN_F6R1_FB22   CAN_F6R1_FB22_Msk
 
#define CAN_F6R1_FB23_Msk   (0x1UL << CAN_F6R1_FB23_Pos)
 
#define CAN_F6R1_FB23   CAN_F6R1_FB23_Msk
 
#define CAN_F6R1_FB24_Msk   (0x1UL << CAN_F6R1_FB24_Pos)
 
#define CAN_F6R1_FB24   CAN_F6R1_FB24_Msk
 
#define CAN_F6R1_FB25_Msk   (0x1UL << CAN_F6R1_FB25_Pos)
 
#define CAN_F6R1_FB25   CAN_F6R1_FB25_Msk
 
#define CAN_F6R1_FB26_Msk   (0x1UL << CAN_F6R1_FB26_Pos)
 
#define CAN_F6R1_FB26   CAN_F6R1_FB26_Msk
 
#define CAN_F6R1_FB27_Msk   (0x1UL << CAN_F6R1_FB27_Pos)
 
#define CAN_F6R1_FB27   CAN_F6R1_FB27_Msk
 
#define CAN_F6R1_FB28_Msk   (0x1UL << CAN_F6R1_FB28_Pos)
 
#define CAN_F6R1_FB28   CAN_F6R1_FB28_Msk
 
#define CAN_F6R1_FB29_Msk   (0x1UL << CAN_F6R1_FB29_Pos)
 
#define CAN_F6R1_FB29   CAN_F6R1_FB29_Msk
 
#define CAN_F6R1_FB30_Msk   (0x1UL << CAN_F6R1_FB30_Pos)
 
#define CAN_F6R1_FB30   CAN_F6R1_FB30_Msk
 
#define CAN_F6R1_FB31_Msk   (0x1UL << CAN_F6R1_FB31_Pos)
 
#define CAN_F6R1_FB31   CAN_F6R1_FB31_Msk
 
#define CAN_F7R1_FB0_Msk   (0x1UL << CAN_F7R1_FB0_Pos)
 
#define CAN_F7R1_FB0   CAN_F7R1_FB0_Msk
 
#define CAN_F7R1_FB1_Msk   (0x1UL << CAN_F7R1_FB1_Pos)
 
#define CAN_F7R1_FB1   CAN_F7R1_FB1_Msk
 
#define CAN_F7R1_FB2_Msk   (0x1UL << CAN_F7R1_FB2_Pos)
 
#define CAN_F7R1_FB2   CAN_F7R1_FB2_Msk
 
#define CAN_F7R1_FB3_Msk   (0x1UL << CAN_F7R1_FB3_Pos)
 
#define CAN_F7R1_FB3   CAN_F7R1_FB3_Msk
 
#define CAN_F7R1_FB4_Msk   (0x1UL << CAN_F7R1_FB4_Pos)
 
#define CAN_F7R1_FB4   CAN_F7R1_FB4_Msk
 
#define CAN_F7R1_FB5_Msk   (0x1UL << CAN_F7R1_FB5_Pos)
 
#define CAN_F7R1_FB5   CAN_F7R1_FB5_Msk
 
#define CAN_F7R1_FB6_Msk   (0x1UL << CAN_F7R1_FB6_Pos)
 
#define CAN_F7R1_FB6   CAN_F7R1_FB6_Msk
 
#define CAN_F7R1_FB7_Msk   (0x1UL << CAN_F7R1_FB7_Pos)
 
#define CAN_F7R1_FB7   CAN_F7R1_FB7_Msk
 
#define CAN_F7R1_FB8_Msk   (0x1UL << CAN_F7R1_FB8_Pos)
 
#define CAN_F7R1_FB8   CAN_F7R1_FB8_Msk
 
#define CAN_F7R1_FB9_Msk   (0x1UL << CAN_F7R1_FB9_Pos)
 
#define CAN_F7R1_FB9   CAN_F7R1_FB9_Msk
 
#define CAN_F7R1_FB10_Msk   (0x1UL << CAN_F7R1_FB10_Pos)
 
#define CAN_F7R1_FB10   CAN_F7R1_FB10_Msk
 
#define CAN_F7R1_FB11_Msk   (0x1UL << CAN_F7R1_FB11_Pos)
 
#define CAN_F7R1_FB11   CAN_F7R1_FB11_Msk
 
#define CAN_F7R1_FB12_Msk   (0x1UL << CAN_F7R1_FB12_Pos)
 
#define CAN_F7R1_FB12   CAN_F7R1_FB12_Msk
 
#define CAN_F7R1_FB13_Msk   (0x1UL << CAN_F7R1_FB13_Pos)
 
#define CAN_F7R1_FB13   CAN_F7R1_FB13_Msk
 
#define CAN_F7R1_FB14_Msk   (0x1UL << CAN_F7R1_FB14_Pos)
 
#define CAN_F7R1_FB14   CAN_F7R1_FB14_Msk
 
#define CAN_F7R1_FB15_Msk   (0x1UL << CAN_F7R1_FB15_Pos)
 
#define CAN_F7R1_FB15   CAN_F7R1_FB15_Msk
 
#define CAN_F7R1_FB16_Msk   (0x1UL << CAN_F7R1_FB16_Pos)
 
#define CAN_F7R1_FB16   CAN_F7R1_FB16_Msk
 
#define CAN_F7R1_FB17_Msk   (0x1UL << CAN_F7R1_FB17_Pos)
 
#define CAN_F7R1_FB17   CAN_F7R1_FB17_Msk
 
#define CAN_F7R1_FB18_Msk   (0x1UL << CAN_F7R1_FB18_Pos)
 
#define CAN_F7R1_FB18   CAN_F7R1_FB18_Msk
 
#define CAN_F7R1_FB19_Msk   (0x1UL << CAN_F7R1_FB19_Pos)
 
#define CAN_F7R1_FB19   CAN_F7R1_FB19_Msk
 
#define CAN_F7R1_FB20_Msk   (0x1UL << CAN_F7R1_FB20_Pos)
 
#define CAN_F7R1_FB20   CAN_F7R1_FB20_Msk
 
#define CAN_F7R1_FB21_Msk   (0x1UL << CAN_F7R1_FB21_Pos)
 
#define CAN_F7R1_FB21   CAN_F7R1_FB21_Msk
 
#define CAN_F7R1_FB22_Msk   (0x1UL << CAN_F7R1_FB22_Pos)
 
#define CAN_F7R1_FB22   CAN_F7R1_FB22_Msk
 
#define CAN_F7R1_FB23_Msk   (0x1UL << CAN_F7R1_FB23_Pos)
 
#define CAN_F7R1_FB23   CAN_F7R1_FB23_Msk
 
#define CAN_F7R1_FB24_Msk   (0x1UL << CAN_F7R1_FB24_Pos)
 
#define CAN_F7R1_FB24   CAN_F7R1_FB24_Msk
 
#define CAN_F7R1_FB25_Msk   (0x1UL << CAN_F7R1_FB25_Pos)
 
#define CAN_F7R1_FB25   CAN_F7R1_FB25_Msk
 
#define CAN_F7R1_FB26_Msk   (0x1UL << CAN_F7R1_FB26_Pos)
 
#define CAN_F7R1_FB26   CAN_F7R1_FB26_Msk
 
#define CAN_F7R1_FB27_Msk   (0x1UL << CAN_F7R1_FB27_Pos)
 
#define CAN_F7R1_FB27   CAN_F7R1_FB27_Msk
 
#define CAN_F7R1_FB28_Msk   (0x1UL << CAN_F7R1_FB28_Pos)
 
#define CAN_F7R1_FB28   CAN_F7R1_FB28_Msk
 
#define CAN_F7R1_FB29_Msk   (0x1UL << CAN_F7R1_FB29_Pos)
 
#define CAN_F7R1_FB29   CAN_F7R1_FB29_Msk
 
#define CAN_F7R1_FB30_Msk   (0x1UL << CAN_F7R1_FB30_Pos)
 
#define CAN_F7R1_FB30   CAN_F7R1_FB30_Msk
 
#define CAN_F7R1_FB31_Msk   (0x1UL << CAN_F7R1_FB31_Pos)
 
#define CAN_F7R1_FB31   CAN_F7R1_FB31_Msk
 
#define CAN_F8R1_FB0_Msk   (0x1UL << CAN_F8R1_FB0_Pos)
 
#define CAN_F8R1_FB0   CAN_F8R1_FB0_Msk
 
#define CAN_F8R1_FB1_Msk   (0x1UL << CAN_F8R1_FB1_Pos)
 
#define CAN_F8R1_FB1   CAN_F8R1_FB1_Msk
 
#define CAN_F8R1_FB2_Msk   (0x1UL << CAN_F8R1_FB2_Pos)
 
#define CAN_F8R1_FB2   CAN_F8R1_FB2_Msk
 
#define CAN_F8R1_FB3_Msk   (0x1UL << CAN_F8R1_FB3_Pos)
 
#define CAN_F8R1_FB3   CAN_F8R1_FB3_Msk
 
#define CAN_F8R1_FB4_Msk   (0x1UL << CAN_F8R1_FB4_Pos)
 
#define CAN_F8R1_FB4   CAN_F8R1_FB4_Msk
 
#define CAN_F8R1_FB5_Msk   (0x1UL << CAN_F8R1_FB5_Pos)
 
#define CAN_F8R1_FB5   CAN_F8R1_FB5_Msk
 
#define CAN_F8R1_FB6_Msk   (0x1UL << CAN_F8R1_FB6_Pos)
 
#define CAN_F8R1_FB6   CAN_F8R1_FB6_Msk
 
#define CAN_F8R1_FB7_Msk   (0x1UL << CAN_F8R1_FB7_Pos)
 
#define CAN_F8R1_FB7   CAN_F8R1_FB7_Msk
 
#define CAN_F8R1_FB8_Msk   (0x1UL << CAN_F8R1_FB8_Pos)
 
#define CAN_F8R1_FB8   CAN_F8R1_FB8_Msk
 
#define CAN_F8R1_FB9_Msk   (0x1UL << CAN_F8R1_FB9_Pos)
 
#define CAN_F8R1_FB9   CAN_F8R1_FB9_Msk
 
#define CAN_F8R1_FB10_Msk   (0x1UL << CAN_F8R1_FB10_Pos)
 
#define CAN_F8R1_FB10   CAN_F8R1_FB10_Msk
 
#define CAN_F8R1_FB11_Msk   (0x1UL << CAN_F8R1_FB11_Pos)
 
#define CAN_F8R1_FB11   CAN_F8R1_FB11_Msk
 
#define CAN_F8R1_FB12_Msk   (0x1UL << CAN_F8R1_FB12_Pos)
 
#define CAN_F8R1_FB12   CAN_F8R1_FB12_Msk
 
#define CAN_F8R1_FB13_Msk   (0x1UL << CAN_F8R1_FB13_Pos)
 
#define CAN_F8R1_FB13   CAN_F8R1_FB13_Msk
 
#define CAN_F8R1_FB14_Msk   (0x1UL << CAN_F8R1_FB14_Pos)
 
#define CAN_F8R1_FB14   CAN_F8R1_FB14_Msk
 
#define CAN_F8R1_FB15_Msk   (0x1UL << CAN_F8R1_FB15_Pos)
 
#define CAN_F8R1_FB15   CAN_F8R1_FB15_Msk
 
#define CAN_F8R1_FB16_Msk   (0x1UL << CAN_F8R1_FB16_Pos)
 
#define CAN_F8R1_FB16   CAN_F8R1_FB16_Msk
 
#define CAN_F8R1_FB17_Msk   (0x1UL << CAN_F8R1_FB17_Pos)
 
#define CAN_F8R1_FB17   CAN_F8R1_FB17_Msk
 
#define CAN_F8R1_FB18_Msk   (0x1UL << CAN_F8R1_FB18_Pos)
 
#define CAN_F8R1_FB18   CAN_F8R1_FB18_Msk
 
#define CAN_F8R1_FB19_Msk   (0x1UL << CAN_F8R1_FB19_Pos)
 
#define CAN_F8R1_FB19   CAN_F8R1_FB19_Msk
 
#define CAN_F8R1_FB20_Msk   (0x1UL << CAN_F8R1_FB20_Pos)
 
#define CAN_F8R1_FB20   CAN_F8R1_FB20_Msk
 
#define CAN_F8R1_FB21_Msk   (0x1UL << CAN_F8R1_FB21_Pos)
 
#define CAN_F8R1_FB21   CAN_F8R1_FB21_Msk
 
#define CAN_F8R1_FB22_Msk   (0x1UL << CAN_F8R1_FB22_Pos)
 
#define CAN_F8R1_FB22   CAN_F8R1_FB22_Msk
 
#define CAN_F8R1_FB23_Msk   (0x1UL << CAN_F8R1_FB23_Pos)
 
#define CAN_F8R1_FB23   CAN_F8R1_FB23_Msk
 
#define CAN_F8R1_FB24_Msk   (0x1UL << CAN_F8R1_FB24_Pos)
 
#define CAN_F8R1_FB24   CAN_F8R1_FB24_Msk
 
#define CAN_F8R1_FB25_Msk   (0x1UL << CAN_F8R1_FB25_Pos)
 
#define CAN_F8R1_FB25   CAN_F8R1_FB25_Msk
 
#define CAN_F8R1_FB26_Msk   (0x1UL << CAN_F8R1_FB26_Pos)
 
#define CAN_F8R1_FB26   CAN_F8R1_FB26_Msk
 
#define CAN_F8R1_FB27_Msk   (0x1UL << CAN_F8R1_FB27_Pos)
 
#define CAN_F8R1_FB27   CAN_F8R1_FB27_Msk
 
#define CAN_F8R1_FB28_Msk   (0x1UL << CAN_F8R1_FB28_Pos)
 
#define CAN_F8R1_FB28   CAN_F8R1_FB28_Msk
 
#define CAN_F8R1_FB29_Msk   (0x1UL << CAN_F8R1_FB29_Pos)
 
#define CAN_F8R1_FB29   CAN_F8R1_FB29_Msk
 
#define CAN_F8R1_FB30_Msk   (0x1UL << CAN_F8R1_FB30_Pos)
 
#define CAN_F8R1_FB30   CAN_F8R1_FB30_Msk
 
#define CAN_F8R1_FB31_Msk   (0x1UL << CAN_F8R1_FB31_Pos)
 
#define CAN_F8R1_FB31   CAN_F8R1_FB31_Msk
 
#define CAN_F9R1_FB0_Msk   (0x1UL << CAN_F9R1_FB0_Pos)
 
#define CAN_F9R1_FB0   CAN_F9R1_FB0_Msk
 
#define CAN_F9R1_FB1_Msk   (0x1UL << CAN_F9R1_FB1_Pos)
 
#define CAN_F9R1_FB1   CAN_F9R1_FB1_Msk
 
#define CAN_F9R1_FB2_Msk   (0x1UL << CAN_F9R1_FB2_Pos)
 
#define CAN_F9R1_FB2   CAN_F9R1_FB2_Msk
 
#define CAN_F9R1_FB3_Msk   (0x1UL << CAN_F9R1_FB3_Pos)
 
#define CAN_F9R1_FB3   CAN_F9R1_FB3_Msk
 
#define CAN_F9R1_FB4_Msk   (0x1UL << CAN_F9R1_FB4_Pos)
 
#define CAN_F9R1_FB4   CAN_F9R1_FB4_Msk
 
#define CAN_F9R1_FB5_Msk   (0x1UL << CAN_F9R1_FB5_Pos)
 
#define CAN_F9R1_FB5   CAN_F9R1_FB5_Msk
 
#define CAN_F9R1_FB6_Msk   (0x1UL << CAN_F9R1_FB6_Pos)
 
#define CAN_F9R1_FB6   CAN_F9R1_FB6_Msk
 
#define CAN_F9R1_FB7_Msk   (0x1UL << CAN_F9R1_FB7_Pos)
 
#define CAN_F9R1_FB7   CAN_F9R1_FB7_Msk
 
#define CAN_F9R1_FB8_Msk   (0x1UL << CAN_F9R1_FB8_Pos)
 
#define CAN_F9R1_FB8   CAN_F9R1_FB8_Msk
 
#define CAN_F9R1_FB9_Msk   (0x1UL << CAN_F9R1_FB9_Pos)
 
#define CAN_F9R1_FB9   CAN_F9R1_FB9_Msk
 
#define CAN_F9R1_FB10_Msk   (0x1UL << CAN_F9R1_FB10_Pos)
 
#define CAN_F9R1_FB10   CAN_F9R1_FB10_Msk
 
#define CAN_F9R1_FB11_Msk   (0x1UL << CAN_F9R1_FB11_Pos)
 
#define CAN_F9R1_FB11   CAN_F9R1_FB11_Msk
 
#define CAN_F9R1_FB12_Msk   (0x1UL << CAN_F9R1_FB12_Pos)
 
#define CAN_F9R1_FB12   CAN_F9R1_FB12_Msk
 
#define CAN_F9R1_FB13_Msk   (0x1UL << CAN_F9R1_FB13_Pos)
 
#define CAN_F9R1_FB13   CAN_F9R1_FB13_Msk
 
#define CAN_F9R1_FB14_Msk   (0x1UL << CAN_F9R1_FB14_Pos)
 
#define CAN_F9R1_FB14   CAN_F9R1_FB14_Msk
 
#define CAN_F9R1_FB15_Msk   (0x1UL << CAN_F9R1_FB15_Pos)
 
#define CAN_F9R1_FB15   CAN_F9R1_FB15_Msk
 
#define CAN_F9R1_FB16_Msk   (0x1UL << CAN_F9R1_FB16_Pos)
 
#define CAN_F9R1_FB16   CAN_F9R1_FB16_Msk
 
#define CAN_F9R1_FB17_Msk   (0x1UL << CAN_F9R1_FB17_Pos)
 
#define CAN_F9R1_FB17   CAN_F9R1_FB17_Msk
 
#define CAN_F9R1_FB18_Msk   (0x1UL << CAN_F9R1_FB18_Pos)
 
#define CAN_F9R1_FB18   CAN_F9R1_FB18_Msk
 
#define CAN_F9R1_FB19_Msk   (0x1UL << CAN_F9R1_FB19_Pos)
 
#define CAN_F9R1_FB19   CAN_F9R1_FB19_Msk
 
#define CAN_F9R1_FB20_Msk   (0x1UL << CAN_F9R1_FB20_Pos)
 
#define CAN_F9R1_FB20   CAN_F9R1_FB20_Msk
 
#define CAN_F9R1_FB21_Msk   (0x1UL << CAN_F9R1_FB21_Pos)
 
#define CAN_F9R1_FB21   CAN_F9R1_FB21_Msk
 
#define CAN_F9R1_FB22_Msk   (0x1UL << CAN_F9R1_FB22_Pos)
 
#define CAN_F9R1_FB22   CAN_F9R1_FB22_Msk
 
#define CAN_F9R1_FB23_Msk   (0x1UL << CAN_F9R1_FB23_Pos)
 
#define CAN_F9R1_FB23   CAN_F9R1_FB23_Msk
 
#define CAN_F9R1_FB24_Msk   (0x1UL << CAN_F9R1_FB24_Pos)
 
#define CAN_F9R1_FB24   CAN_F9R1_FB24_Msk
 
#define CAN_F9R1_FB25_Msk   (0x1UL << CAN_F9R1_FB25_Pos)
 
#define CAN_F9R1_FB25   CAN_F9R1_FB25_Msk
 
#define CAN_F9R1_FB26_Msk   (0x1UL << CAN_F9R1_FB26_Pos)
 
#define CAN_F9R1_FB26   CAN_F9R1_FB26_Msk
 
#define CAN_F9R1_FB27_Msk   (0x1UL << CAN_F9R1_FB27_Pos)
 
#define CAN_F9R1_FB27   CAN_F9R1_FB27_Msk
 
#define CAN_F9R1_FB28_Msk   (0x1UL << CAN_F9R1_FB28_Pos)
 
#define CAN_F9R1_FB28   CAN_F9R1_FB28_Msk
 
#define CAN_F9R1_FB29_Msk   (0x1UL << CAN_F9R1_FB29_Pos)
 
#define CAN_F9R1_FB29   CAN_F9R1_FB29_Msk
 
#define CAN_F9R1_FB30_Msk   (0x1UL << CAN_F9R1_FB30_Pos)
 
#define CAN_F9R1_FB30   CAN_F9R1_FB30_Msk
 
#define CAN_F9R1_FB31_Msk   (0x1UL << CAN_F9R1_FB31_Pos)
 
#define CAN_F9R1_FB31   CAN_F9R1_FB31_Msk
 
#define CAN_F10R1_FB0_Msk   (0x1UL << CAN_F10R1_FB0_Pos)
 
#define CAN_F10R1_FB0   CAN_F10R1_FB0_Msk
 
#define CAN_F10R1_FB1_Msk   (0x1UL << CAN_F10R1_FB1_Pos)
 
#define CAN_F10R1_FB1   CAN_F10R1_FB1_Msk
 
#define CAN_F10R1_FB2_Msk   (0x1UL << CAN_F10R1_FB2_Pos)
 
#define CAN_F10R1_FB2   CAN_F10R1_FB2_Msk
 
#define CAN_F10R1_FB3_Msk   (0x1UL << CAN_F10R1_FB3_Pos)
 
#define CAN_F10R1_FB3   CAN_F10R1_FB3_Msk
 
#define CAN_F10R1_FB4_Msk   (0x1UL << CAN_F10R1_FB4_Pos)
 
#define CAN_F10R1_FB4   CAN_F10R1_FB4_Msk
 
#define CAN_F10R1_FB5_Msk   (0x1UL << CAN_F10R1_FB5_Pos)
 
#define CAN_F10R1_FB5   CAN_F10R1_FB5_Msk
 
#define CAN_F10R1_FB6_Msk   (0x1UL << CAN_F10R1_FB6_Pos)
 
#define CAN_F10R1_FB6   CAN_F10R1_FB6_Msk
 
#define CAN_F10R1_FB7_Msk   (0x1UL << CAN_F10R1_FB7_Pos)
 
#define CAN_F10R1_FB7   CAN_F10R1_FB7_Msk
 
#define CAN_F10R1_FB8_Msk   (0x1UL << CAN_F10R1_FB8_Pos)
 
#define CAN_F10R1_FB8   CAN_F10R1_FB8_Msk
 
#define CAN_F10R1_FB9_Msk   (0x1UL << CAN_F10R1_FB9_Pos)
 
#define CAN_F10R1_FB9   CAN_F10R1_FB9_Msk
 
#define CAN_F10R1_FB10_Msk   (0x1UL << CAN_F10R1_FB10_Pos)
 
#define CAN_F10R1_FB10   CAN_F10R1_FB10_Msk
 
#define CAN_F10R1_FB11_Msk   (0x1UL << CAN_F10R1_FB11_Pos)
 
#define CAN_F10R1_FB11   CAN_F10R1_FB11_Msk
 
#define CAN_F10R1_FB12_Msk   (0x1UL << CAN_F10R1_FB12_Pos)
 
#define CAN_F10R1_FB12   CAN_F10R1_FB12_Msk
 
#define CAN_F10R1_FB13_Msk   (0x1UL << CAN_F10R1_FB13_Pos)
 
#define CAN_F10R1_FB13   CAN_F10R1_FB13_Msk
 
#define CAN_F10R1_FB14_Msk   (0x1UL << CAN_F10R1_FB14_Pos)
 
#define CAN_F10R1_FB14   CAN_F10R1_FB14_Msk
 
#define CAN_F10R1_FB15_Msk   (0x1UL << CAN_F10R1_FB15_Pos)
 
#define CAN_F10R1_FB15   CAN_F10R1_FB15_Msk
 
#define CAN_F10R1_FB16_Msk   (0x1UL << CAN_F10R1_FB16_Pos)
 
#define CAN_F10R1_FB16   CAN_F10R1_FB16_Msk
 
#define CAN_F10R1_FB17_Msk   (0x1UL << CAN_F10R1_FB17_Pos)
 
#define CAN_F10R1_FB17   CAN_F10R1_FB17_Msk
 
#define CAN_F10R1_FB18_Msk   (0x1UL << CAN_F10R1_FB18_Pos)
 
#define CAN_F10R1_FB18   CAN_F10R1_FB18_Msk
 
#define CAN_F10R1_FB19_Msk   (0x1UL << CAN_F10R1_FB19_Pos)
 
#define CAN_F10R1_FB19   CAN_F10R1_FB19_Msk
 
#define CAN_F10R1_FB20_Msk   (0x1UL << CAN_F10R1_FB20_Pos)
 
#define CAN_F10R1_FB20   CAN_F10R1_FB20_Msk
 
#define CAN_F10R1_FB21_Msk   (0x1UL << CAN_F10R1_FB21_Pos)
 
#define CAN_F10R1_FB21   CAN_F10R1_FB21_Msk
 
#define CAN_F10R1_FB22_Msk   (0x1UL << CAN_F10R1_FB22_Pos)
 
#define CAN_F10R1_FB22   CAN_F10R1_FB22_Msk
 
#define CAN_F10R1_FB23_Msk   (0x1UL << CAN_F10R1_FB23_Pos)
 
#define CAN_F10R1_FB23   CAN_F10R1_FB23_Msk
 
#define CAN_F10R1_FB24_Msk   (0x1UL << CAN_F10R1_FB24_Pos)
 
#define CAN_F10R1_FB24   CAN_F10R1_FB24_Msk
 
#define CAN_F10R1_FB25_Msk   (0x1UL << CAN_F10R1_FB25_Pos)
 
#define CAN_F10R1_FB25   CAN_F10R1_FB25_Msk
 
#define CAN_F10R1_FB26_Msk   (0x1UL << CAN_F10R1_FB26_Pos)
 
#define CAN_F10R1_FB26   CAN_F10R1_FB26_Msk
 
#define CAN_F10R1_FB27_Msk   (0x1UL << CAN_F10R1_FB27_Pos)
 
#define CAN_F10R1_FB27   CAN_F10R1_FB27_Msk
 
#define CAN_F10R1_FB28_Msk   (0x1UL << CAN_F10R1_FB28_Pos)
 
#define CAN_F10R1_FB28   CAN_F10R1_FB28_Msk
 
#define CAN_F10R1_FB29_Msk   (0x1UL << CAN_F10R1_FB29_Pos)
 
#define CAN_F10R1_FB29   CAN_F10R1_FB29_Msk
 
#define CAN_F10R1_FB30_Msk   (0x1UL << CAN_F10R1_FB30_Pos)
 
#define CAN_F10R1_FB30   CAN_F10R1_FB30_Msk
 
#define CAN_F10R1_FB31_Msk   (0x1UL << CAN_F10R1_FB31_Pos)
 
#define CAN_F10R1_FB31   CAN_F10R1_FB31_Msk
 
#define CAN_F11R1_FB0_Msk   (0x1UL << CAN_F11R1_FB0_Pos)
 
#define CAN_F11R1_FB0   CAN_F11R1_FB0_Msk
 
#define CAN_F11R1_FB1_Msk   (0x1UL << CAN_F11R1_FB1_Pos)
 
#define CAN_F11R1_FB1   CAN_F11R1_FB1_Msk
 
#define CAN_F11R1_FB2_Msk   (0x1UL << CAN_F11R1_FB2_Pos)
 
#define CAN_F11R1_FB2   CAN_F11R1_FB2_Msk
 
#define CAN_F11R1_FB3_Msk   (0x1UL << CAN_F11R1_FB3_Pos)
 
#define CAN_F11R1_FB3   CAN_F11R1_FB3_Msk
 
#define CAN_F11R1_FB4_Msk   (0x1UL << CAN_F11R1_FB4_Pos)
 
#define CAN_F11R1_FB4   CAN_F11R1_FB4_Msk
 
#define CAN_F11R1_FB5_Msk   (0x1UL << CAN_F11R1_FB5_Pos)
 
#define CAN_F11R1_FB5   CAN_F11R1_FB5_Msk
 
#define CAN_F11R1_FB6_Msk   (0x1UL << CAN_F11R1_FB6_Pos)
 
#define CAN_F11R1_FB6   CAN_F11R1_FB6_Msk
 
#define CAN_F11R1_FB7_Msk   (0x1UL << CAN_F11R1_FB7_Pos)
 
#define CAN_F11R1_FB7   CAN_F11R1_FB7_Msk
 
#define CAN_F11R1_FB8_Msk   (0x1UL << CAN_F11R1_FB8_Pos)
 
#define CAN_F11R1_FB8   CAN_F11R1_FB8_Msk
 
#define CAN_F11R1_FB9_Msk   (0x1UL << CAN_F11R1_FB9_Pos)
 
#define CAN_F11R1_FB9   CAN_F11R1_FB9_Msk
 
#define CAN_F11R1_FB10_Msk   (0x1UL << CAN_F11R1_FB10_Pos)
 
#define CAN_F11R1_FB10   CAN_F11R1_FB10_Msk
 
#define CAN_F11R1_FB11_Msk   (0x1UL << CAN_F11R1_FB11_Pos)
 
#define CAN_F11R1_FB11   CAN_F11R1_FB11_Msk
 
#define CAN_F11R1_FB12_Msk   (0x1UL << CAN_F11R1_FB12_Pos)
 
#define CAN_F11R1_FB12   CAN_F11R1_FB12_Msk
 
#define CAN_F11R1_FB13_Msk   (0x1UL << CAN_F11R1_FB13_Pos)
 
#define CAN_F11R1_FB13   CAN_F11R1_FB13_Msk
 
#define CAN_F11R1_FB14_Msk   (0x1UL << CAN_F11R1_FB14_Pos)
 
#define CAN_F11R1_FB14   CAN_F11R1_FB14_Msk
 
#define CAN_F11R1_FB15_Msk   (0x1UL << CAN_F11R1_FB15_Pos)
 
#define CAN_F11R1_FB15   CAN_F11R1_FB15_Msk
 
#define CAN_F11R1_FB16_Msk   (0x1UL << CAN_F11R1_FB16_Pos)
 
#define CAN_F11R1_FB16   CAN_F11R1_FB16_Msk
 
#define CAN_F11R1_FB17_Msk   (0x1UL << CAN_F11R1_FB17_Pos)
 
#define CAN_F11R1_FB17   CAN_F11R1_FB17_Msk
 
#define CAN_F11R1_FB18_Msk   (0x1UL << CAN_F11R1_FB18_Pos)
 
#define CAN_F11R1_FB18   CAN_F11R1_FB18_Msk
 
#define CAN_F11R1_FB19_Msk   (0x1UL << CAN_F11R1_FB19_Pos)
 
#define CAN_F11R1_FB19   CAN_F11R1_FB19_Msk
 
#define CAN_F11R1_FB20_Msk   (0x1UL << CAN_F11R1_FB20_Pos)
 
#define CAN_F11R1_FB20   CAN_F11R1_FB20_Msk
 
#define CAN_F11R1_FB21_Msk   (0x1UL << CAN_F11R1_FB21_Pos)
 
#define CAN_F11R1_FB21   CAN_F11R1_FB21_Msk
 
#define CAN_F11R1_FB22_Msk   (0x1UL << CAN_F11R1_FB22_Pos)
 
#define CAN_F11R1_FB22   CAN_F11R1_FB22_Msk
 
#define CAN_F11R1_FB23_Msk   (0x1UL << CAN_F11R1_FB23_Pos)
 
#define CAN_F11R1_FB23   CAN_F11R1_FB23_Msk
 
#define CAN_F11R1_FB24_Msk   (0x1UL << CAN_F11R1_FB24_Pos)
 
#define CAN_F11R1_FB24   CAN_F11R1_FB24_Msk
 
#define CAN_F11R1_FB25_Msk   (0x1UL << CAN_F11R1_FB25_Pos)
 
#define CAN_F11R1_FB25   CAN_F11R1_FB25_Msk
 
#define CAN_F11R1_FB26_Msk   (0x1UL << CAN_F11R1_FB26_Pos)
 
#define CAN_F11R1_FB26   CAN_F11R1_FB26_Msk
 
#define CAN_F11R1_FB27_Msk   (0x1UL << CAN_F11R1_FB27_Pos)
 
#define CAN_F11R1_FB27   CAN_F11R1_FB27_Msk
 
#define CAN_F11R1_FB28_Msk   (0x1UL << CAN_F11R1_FB28_Pos)
 
#define CAN_F11R1_FB28   CAN_F11R1_FB28_Msk
 
#define CAN_F11R1_FB29_Msk   (0x1UL << CAN_F11R1_FB29_Pos)
 
#define CAN_F11R1_FB29   CAN_F11R1_FB29_Msk
 
#define CAN_F11R1_FB30_Msk   (0x1UL << CAN_F11R1_FB30_Pos)
 
#define CAN_F11R1_FB30   CAN_F11R1_FB30_Msk
 
#define CAN_F11R1_FB31_Msk   (0x1UL << CAN_F11R1_FB31_Pos)
 
#define CAN_F11R1_FB31   CAN_F11R1_FB31_Msk
 
#define CAN_F12R1_FB0_Msk   (0x1UL << CAN_F12R1_FB0_Pos)
 
#define CAN_F12R1_FB0   CAN_F12R1_FB0_Msk
 
#define CAN_F12R1_FB1_Msk   (0x1UL << CAN_F12R1_FB1_Pos)
 
#define CAN_F12R1_FB1   CAN_F12R1_FB1_Msk
 
#define CAN_F12R1_FB2_Msk   (0x1UL << CAN_F12R1_FB2_Pos)
 
#define CAN_F12R1_FB2   CAN_F12R1_FB2_Msk
 
#define CAN_F12R1_FB3_Msk   (0x1UL << CAN_F12R1_FB3_Pos)
 
#define CAN_F12R1_FB3   CAN_F12R1_FB3_Msk
 
#define CAN_F12R1_FB4_Msk   (0x1UL << CAN_F12R1_FB4_Pos)
 
#define CAN_F12R1_FB4   CAN_F12R1_FB4_Msk
 
#define CAN_F12R1_FB5_Msk   (0x1UL << CAN_F12R1_FB5_Pos)
 
#define CAN_F12R1_FB5   CAN_F12R1_FB5_Msk
 
#define CAN_F12R1_FB6_Msk   (0x1UL << CAN_F12R1_FB6_Pos)
 
#define CAN_F12R1_FB6   CAN_F12R1_FB6_Msk
 
#define CAN_F12R1_FB7_Msk   (0x1UL << CAN_F12R1_FB7_Pos)
 
#define CAN_F12R1_FB7   CAN_F12R1_FB7_Msk
 
#define CAN_F12R1_FB8_Msk   (0x1UL << CAN_F12R1_FB8_Pos)
 
#define CAN_F12R1_FB8   CAN_F12R1_FB8_Msk
 
#define CAN_F12R1_FB9_Msk   (0x1UL << CAN_F12R1_FB9_Pos)
 
#define CAN_F12R1_FB9   CAN_F12R1_FB9_Msk
 
#define CAN_F12R1_FB10_Msk   (0x1UL << CAN_F12R1_FB10_Pos)
 
#define CAN_F12R1_FB10   CAN_F12R1_FB10_Msk
 
#define CAN_F12R1_FB11_Msk   (0x1UL << CAN_F12R1_FB11_Pos)
 
#define CAN_F12R1_FB11   CAN_F12R1_FB11_Msk
 
#define CAN_F12R1_FB12_Msk   (0x1UL << CAN_F12R1_FB12_Pos)
 
#define CAN_F12R1_FB12   CAN_F12R1_FB12_Msk
 
#define CAN_F12R1_FB13_Msk   (0x1UL << CAN_F12R1_FB13_Pos)
 
#define CAN_F12R1_FB13   CAN_F12R1_FB13_Msk
 
#define CAN_F12R1_FB14_Msk   (0x1UL << CAN_F12R1_FB14_Pos)
 
#define CAN_F12R1_FB14   CAN_F12R1_FB14_Msk
 
#define CAN_F12R1_FB15_Msk   (0x1UL << CAN_F12R1_FB15_Pos)
 
#define CAN_F12R1_FB15   CAN_F12R1_FB15_Msk
 
#define CAN_F12R1_FB16_Msk   (0x1UL << CAN_F12R1_FB16_Pos)
 
#define CAN_F12R1_FB16   CAN_F12R1_FB16_Msk
 
#define CAN_F12R1_FB17_Msk   (0x1UL << CAN_F12R1_FB17_Pos)
 
#define CAN_F12R1_FB17   CAN_F12R1_FB17_Msk
 
#define CAN_F12R1_FB18_Msk   (0x1UL << CAN_F12R1_FB18_Pos)
 
#define CAN_F12R1_FB18   CAN_F12R1_FB18_Msk
 
#define CAN_F12R1_FB19_Msk   (0x1UL << CAN_F12R1_FB19_Pos)
 
#define CAN_F12R1_FB19   CAN_F12R1_FB19_Msk
 
#define CAN_F12R1_FB20_Msk   (0x1UL << CAN_F12R1_FB20_Pos)
 
#define CAN_F12R1_FB20   CAN_F12R1_FB20_Msk
 
#define CAN_F12R1_FB21_Msk   (0x1UL << CAN_F12R1_FB21_Pos)
 
#define CAN_F12R1_FB21   CAN_F12R1_FB21_Msk
 
#define CAN_F12R1_FB22_Msk   (0x1UL << CAN_F12R1_FB22_Pos)
 
#define CAN_F12R1_FB22   CAN_F12R1_FB22_Msk
 
#define CAN_F12R1_FB23_Msk   (0x1UL << CAN_F12R1_FB23_Pos)
 
#define CAN_F12R1_FB23   CAN_F12R1_FB23_Msk
 
#define CAN_F12R1_FB24_Msk   (0x1UL << CAN_F12R1_FB24_Pos)
 
#define CAN_F12R1_FB24   CAN_F12R1_FB24_Msk
 
#define CAN_F12R1_FB25_Msk   (0x1UL << CAN_F12R1_FB25_Pos)
 
#define CAN_F12R1_FB25   CAN_F12R1_FB25_Msk
 
#define CAN_F12R1_FB26_Msk   (0x1UL << CAN_F12R1_FB26_Pos)
 
#define CAN_F12R1_FB26   CAN_F12R1_FB26_Msk
 
#define CAN_F12R1_FB27_Msk   (0x1UL << CAN_F12R1_FB27_Pos)
 
#define CAN_F12R1_FB27   CAN_F12R1_FB27_Msk
 
#define CAN_F12R1_FB28_Msk   (0x1UL << CAN_F12R1_FB28_Pos)
 
#define CAN_F12R1_FB28   CAN_F12R1_FB28_Msk
 
#define CAN_F12R1_FB29_Msk   (0x1UL << CAN_F12R1_FB29_Pos)
 
#define CAN_F12R1_FB29   CAN_F12R1_FB29_Msk
 
#define CAN_F12R1_FB30_Msk   (0x1UL << CAN_F12R1_FB30_Pos)
 
#define CAN_F12R1_FB30   CAN_F12R1_FB30_Msk
 
#define CAN_F12R1_FB31_Msk   (0x1UL << CAN_F12R1_FB31_Pos)
 
#define CAN_F12R1_FB31   CAN_F12R1_FB31_Msk
 
#define CAN_F13R1_FB0_Msk   (0x1UL << CAN_F13R1_FB0_Pos)
 
#define CAN_F13R1_FB0   CAN_F13R1_FB0_Msk
 
#define CAN_F13R1_FB1_Msk   (0x1UL << CAN_F13R1_FB1_Pos)
 
#define CAN_F13R1_FB1   CAN_F13R1_FB1_Msk
 
#define CAN_F13R1_FB2_Msk   (0x1UL << CAN_F13R1_FB2_Pos)
 
#define CAN_F13R1_FB2   CAN_F13R1_FB2_Msk
 
#define CAN_F13R1_FB3_Msk   (0x1UL << CAN_F13R1_FB3_Pos)
 
#define CAN_F13R1_FB3   CAN_F13R1_FB3_Msk
 
#define CAN_F13R1_FB4_Msk   (0x1UL << CAN_F13R1_FB4_Pos)
 
#define CAN_F13R1_FB4   CAN_F13R1_FB4_Msk
 
#define CAN_F13R1_FB5_Msk   (0x1UL << CAN_F13R1_FB5_Pos)
 
#define CAN_F13R1_FB5   CAN_F13R1_FB5_Msk
 
#define CAN_F13R1_FB6_Msk   (0x1UL << CAN_F13R1_FB6_Pos)
 
#define CAN_F13R1_FB6   CAN_F13R1_FB6_Msk
 
#define CAN_F13R1_FB7_Msk   (0x1UL << CAN_F13R1_FB7_Pos)
 
#define CAN_F13R1_FB7   CAN_F13R1_FB7_Msk
 
#define CAN_F13R1_FB8_Msk   (0x1UL << CAN_F13R1_FB8_Pos)
 
#define CAN_F13R1_FB8   CAN_F13R1_FB8_Msk
 
#define CAN_F13R1_FB9_Msk   (0x1UL << CAN_F13R1_FB9_Pos)
 
#define CAN_F13R1_FB9   CAN_F13R1_FB9_Msk
 
#define CAN_F13R1_FB10_Msk   (0x1UL << CAN_F13R1_FB10_Pos)
 
#define CAN_F13R1_FB10   CAN_F13R1_FB10_Msk
 
#define CAN_F13R1_FB11_Msk   (0x1UL << CAN_F13R1_FB11_Pos)
 
#define CAN_F13R1_FB11   CAN_F13R1_FB11_Msk
 
#define CAN_F13R1_FB12_Msk   (0x1UL << CAN_F13R1_FB12_Pos)
 
#define CAN_F13R1_FB12   CAN_F13R1_FB12_Msk
 
#define CAN_F13R1_FB13_Msk   (0x1UL << CAN_F13R1_FB13_Pos)
 
#define CAN_F13R1_FB13   CAN_F13R1_FB13_Msk
 
#define CAN_F13R1_FB14_Msk   (0x1UL << CAN_F13R1_FB14_Pos)
 
#define CAN_F13R1_FB14   CAN_F13R1_FB14_Msk
 
#define CAN_F13R1_FB15_Msk   (0x1UL << CAN_F13R1_FB15_Pos)
 
#define CAN_F13R1_FB15   CAN_F13R1_FB15_Msk
 
#define CAN_F13R1_FB16_Msk   (0x1UL << CAN_F13R1_FB16_Pos)
 
#define CAN_F13R1_FB16   CAN_F13R1_FB16_Msk
 
#define CAN_F13R1_FB17_Msk   (0x1UL << CAN_F13R1_FB17_Pos)
 
#define CAN_F13R1_FB17   CAN_F13R1_FB17_Msk
 
#define CAN_F13R1_FB18_Msk   (0x1UL << CAN_F13R1_FB18_Pos)
 
#define CAN_F13R1_FB18   CAN_F13R1_FB18_Msk
 
#define CAN_F13R1_FB19_Msk   (0x1UL << CAN_F13R1_FB19_Pos)
 
#define CAN_F13R1_FB19   CAN_F13R1_FB19_Msk
 
#define CAN_F13R1_FB20_Msk   (0x1UL << CAN_F13R1_FB20_Pos)
 
#define CAN_F13R1_FB20   CAN_F13R1_FB20_Msk
 
#define CAN_F13R1_FB21_Msk   (0x1UL << CAN_F13R1_FB21_Pos)
 
#define CAN_F13R1_FB21   CAN_F13R1_FB21_Msk
 
#define CAN_F13R1_FB22_Msk   (0x1UL << CAN_F13R1_FB22_Pos)
 
#define CAN_F13R1_FB22   CAN_F13R1_FB22_Msk
 
#define CAN_F13R1_FB23_Msk   (0x1UL << CAN_F13R1_FB23_Pos)
 
#define CAN_F13R1_FB23   CAN_F13R1_FB23_Msk
 
#define CAN_F13R1_FB24_Msk   (0x1UL << CAN_F13R1_FB24_Pos)
 
#define CAN_F13R1_FB24   CAN_F13R1_FB24_Msk
 
#define CAN_F13R1_FB25_Msk   (0x1UL << CAN_F13R1_FB25_Pos)
 
#define CAN_F13R1_FB25   CAN_F13R1_FB25_Msk
 
#define CAN_F13R1_FB26_Msk   (0x1UL << CAN_F13R1_FB26_Pos)
 
#define CAN_F13R1_FB26   CAN_F13R1_FB26_Msk
 
#define CAN_F13R1_FB27_Msk   (0x1UL << CAN_F13R1_FB27_Pos)
 
#define CAN_F13R1_FB27   CAN_F13R1_FB27_Msk
 
#define CAN_F13R1_FB28_Msk   (0x1UL << CAN_F13R1_FB28_Pos)
 
#define CAN_F13R1_FB28   CAN_F13R1_FB28_Msk
 
#define CAN_F13R1_FB29_Msk   (0x1UL << CAN_F13R1_FB29_Pos)
 
#define CAN_F13R1_FB29   CAN_F13R1_FB29_Msk
 
#define CAN_F13R1_FB30_Msk   (0x1UL << CAN_F13R1_FB30_Pos)
 
#define CAN_F13R1_FB30   CAN_F13R1_FB30_Msk
 
#define CAN_F13R1_FB31_Msk   (0x1UL << CAN_F13R1_FB31_Pos)
 
#define CAN_F13R1_FB31   CAN_F13R1_FB31_Msk
 
#define CAN_F0R2_FB0_Msk   (0x1UL << CAN_F0R2_FB0_Pos)
 
#define CAN_F0R2_FB0   CAN_F0R2_FB0_Msk
 
#define CAN_F0R2_FB1_Msk   (0x1UL << CAN_F0R2_FB1_Pos)
 
#define CAN_F0R2_FB1   CAN_F0R2_FB1_Msk
 
#define CAN_F0R2_FB2_Msk   (0x1UL << CAN_F0R2_FB2_Pos)
 
#define CAN_F0R2_FB2   CAN_F0R2_FB2_Msk
 
#define CAN_F0R2_FB3_Msk   (0x1UL << CAN_F0R2_FB3_Pos)
 
#define CAN_F0R2_FB3   CAN_F0R2_FB3_Msk
 
#define CAN_F0R2_FB4_Msk   (0x1UL << CAN_F0R2_FB4_Pos)
 
#define CAN_F0R2_FB4   CAN_F0R2_FB4_Msk
 
#define CAN_F0R2_FB5_Msk   (0x1UL << CAN_F0R2_FB5_Pos)
 
#define CAN_F0R2_FB5   CAN_F0R2_FB5_Msk
 
#define CAN_F0R2_FB6_Msk   (0x1UL << CAN_F0R2_FB6_Pos)
 
#define CAN_F0R2_FB6   CAN_F0R2_FB6_Msk
 
#define CAN_F0R2_FB7_Msk   (0x1UL << CAN_F0R2_FB7_Pos)
 
#define CAN_F0R2_FB7   CAN_F0R2_FB7_Msk
 
#define CAN_F0R2_FB8_Msk   (0x1UL << CAN_F0R2_FB8_Pos)
 
#define CAN_F0R2_FB8   CAN_F0R2_FB8_Msk
 
#define CAN_F0R2_FB9_Msk   (0x1UL << CAN_F0R2_FB9_Pos)
 
#define CAN_F0R2_FB9   CAN_F0R2_FB9_Msk
 
#define CAN_F0R2_FB10_Msk   (0x1UL << CAN_F0R2_FB10_Pos)
 
#define CAN_F0R2_FB10   CAN_F0R2_FB10_Msk
 
#define CAN_F0R2_FB11_Msk   (0x1UL << CAN_F0R2_FB11_Pos)
 
#define CAN_F0R2_FB11   CAN_F0R2_FB11_Msk
 
#define CAN_F0R2_FB12_Msk   (0x1UL << CAN_F0R2_FB12_Pos)
 
#define CAN_F0R2_FB12   CAN_F0R2_FB12_Msk
 
#define CAN_F0R2_FB13_Msk   (0x1UL << CAN_F0R2_FB13_Pos)
 
#define CAN_F0R2_FB13   CAN_F0R2_FB13_Msk
 
#define CAN_F0R2_FB14_Msk   (0x1UL << CAN_F0R2_FB14_Pos)
 
#define CAN_F0R2_FB14   CAN_F0R2_FB14_Msk
 
#define CAN_F0R2_FB15_Msk   (0x1UL << CAN_F0R2_FB15_Pos)
 
#define CAN_F0R2_FB15   CAN_F0R2_FB15_Msk
 
#define CAN_F0R2_FB16_Msk   (0x1UL << CAN_F0R2_FB16_Pos)
 
#define CAN_F0R2_FB16   CAN_F0R2_FB16_Msk
 
#define CAN_F0R2_FB17_Msk   (0x1UL << CAN_F0R2_FB17_Pos)
 
#define CAN_F0R2_FB17   CAN_F0R2_FB17_Msk
 
#define CAN_F0R2_FB18_Msk   (0x1UL << CAN_F0R2_FB18_Pos)
 
#define CAN_F0R2_FB18   CAN_F0R2_FB18_Msk
 
#define CAN_F0R2_FB19_Msk   (0x1UL << CAN_F0R2_FB19_Pos)
 
#define CAN_F0R2_FB19   CAN_F0R2_FB19_Msk
 
#define CAN_F0R2_FB20_Msk   (0x1UL << CAN_F0R2_FB20_Pos)
 
#define CAN_F0R2_FB20   CAN_F0R2_FB20_Msk
 
#define CAN_F0R2_FB21_Msk   (0x1UL << CAN_F0R2_FB21_Pos)
 
#define CAN_F0R2_FB21   CAN_F0R2_FB21_Msk
 
#define CAN_F0R2_FB22_Msk   (0x1UL << CAN_F0R2_FB22_Pos)
 
#define CAN_F0R2_FB22   CAN_F0R2_FB22_Msk
 
#define CAN_F0R2_FB23_Msk   (0x1UL << CAN_F0R2_FB23_Pos)
 
#define CAN_F0R2_FB23   CAN_F0R2_FB23_Msk
 
#define CAN_F0R2_FB24_Msk   (0x1UL << CAN_F0R2_FB24_Pos)
 
#define CAN_F0R2_FB24   CAN_F0R2_FB24_Msk
 
#define CAN_F0R2_FB25_Msk   (0x1UL << CAN_F0R2_FB25_Pos)
 
#define CAN_F0R2_FB25   CAN_F0R2_FB25_Msk
 
#define CAN_F0R2_FB26_Msk   (0x1UL << CAN_F0R2_FB26_Pos)
 
#define CAN_F0R2_FB26   CAN_F0R2_FB26_Msk
 
#define CAN_F0R2_FB27_Msk   (0x1UL << CAN_F0R2_FB27_Pos)
 
#define CAN_F0R2_FB27   CAN_F0R2_FB27_Msk
 
#define CAN_F0R2_FB28_Msk   (0x1UL << CAN_F0R2_FB28_Pos)
 
#define CAN_F0R2_FB28   CAN_F0R2_FB28_Msk
 
#define CAN_F0R2_FB29_Msk   (0x1UL << CAN_F0R2_FB29_Pos)
 
#define CAN_F0R2_FB29   CAN_F0R2_FB29_Msk
 
#define CAN_F0R2_FB30_Msk   (0x1UL << CAN_F0R2_FB30_Pos)
 
#define CAN_F0R2_FB30   CAN_F0R2_FB30_Msk
 
#define CAN_F0R2_FB31_Msk   (0x1UL << CAN_F0R2_FB31_Pos)
 
#define CAN_F0R2_FB31   CAN_F0R2_FB31_Msk
 
#define CAN_F1R2_FB0_Msk   (0x1UL << CAN_F1R2_FB0_Pos)
 
#define CAN_F1R2_FB0   CAN_F1R2_FB0_Msk
 
#define CAN_F1R2_FB1_Msk   (0x1UL << CAN_F1R2_FB1_Pos)
 
#define CAN_F1R2_FB1   CAN_F1R2_FB1_Msk
 
#define CAN_F1R2_FB2_Msk   (0x1UL << CAN_F1R2_FB2_Pos)
 
#define CAN_F1R2_FB2   CAN_F1R2_FB2_Msk
 
#define CAN_F1R2_FB3_Msk   (0x1UL << CAN_F1R2_FB3_Pos)
 
#define CAN_F1R2_FB3   CAN_F1R2_FB3_Msk
 
#define CAN_F1R2_FB4_Msk   (0x1UL << CAN_F1R2_FB4_Pos)
 
#define CAN_F1R2_FB4   CAN_F1R2_FB4_Msk
 
#define CAN_F1R2_FB5_Msk   (0x1UL << CAN_F1R2_FB5_Pos)
 
#define CAN_F1R2_FB5   CAN_F1R2_FB5_Msk
 
#define CAN_F1R2_FB6_Msk   (0x1UL << CAN_F1R2_FB6_Pos)
 
#define CAN_F1R2_FB6   CAN_F1R2_FB6_Msk
 
#define CAN_F1R2_FB7_Msk   (0x1UL << CAN_F1R2_FB7_Pos)
 
#define CAN_F1R2_FB7   CAN_F1R2_FB7_Msk
 
#define CAN_F1R2_FB8_Msk   (0x1UL << CAN_F1R2_FB8_Pos)
 
#define CAN_F1R2_FB8   CAN_F1R2_FB8_Msk
 
#define CAN_F1R2_FB9_Msk   (0x1UL << CAN_F1R2_FB9_Pos)
 
#define CAN_F1R2_FB9   CAN_F1R2_FB9_Msk
 
#define CAN_F1R2_FB10_Msk   (0x1UL << CAN_F1R2_FB10_Pos)
 
#define CAN_F1R2_FB10   CAN_F1R2_FB10_Msk
 
#define CAN_F1R2_FB11_Msk   (0x1UL << CAN_F1R2_FB11_Pos)
 
#define CAN_F1R2_FB11   CAN_F1R2_FB11_Msk
 
#define CAN_F1R2_FB12_Msk   (0x1UL << CAN_F1R2_FB12_Pos)
 
#define CAN_F1R2_FB12   CAN_F1R2_FB12_Msk
 
#define CAN_F1R2_FB13_Msk   (0x1UL << CAN_F1R2_FB13_Pos)
 
#define CAN_F1R2_FB13   CAN_F1R2_FB13_Msk
 
#define CAN_F1R2_FB14_Msk   (0x1UL << CAN_F1R2_FB14_Pos)
 
#define CAN_F1R2_FB14   CAN_F1R2_FB14_Msk
 
#define CAN_F1R2_FB15_Msk   (0x1UL << CAN_F1R2_FB15_Pos)
 
#define CAN_F1R2_FB15   CAN_F1R2_FB15_Msk
 
#define CAN_F1R2_FB16_Msk   (0x1UL << CAN_F1R2_FB16_Pos)
 
#define CAN_F1R2_FB16   CAN_F1R2_FB16_Msk
 
#define CAN_F1R2_FB17_Msk   (0x1UL << CAN_F1R2_FB17_Pos)
 
#define CAN_F1R2_FB17   CAN_F1R2_FB17_Msk
 
#define CAN_F1R2_FB18_Msk   (0x1UL << CAN_F1R2_FB18_Pos)
 
#define CAN_F1R2_FB18   CAN_F1R2_FB18_Msk
 
#define CAN_F1R2_FB19_Msk   (0x1UL << CAN_F1R2_FB19_Pos)
 
#define CAN_F1R2_FB19   CAN_F1R2_FB19_Msk
 
#define CAN_F1R2_FB20_Msk   (0x1UL << CAN_F1R2_FB20_Pos)
 
#define CAN_F1R2_FB20   CAN_F1R2_FB20_Msk
 
#define CAN_F1R2_FB21_Msk   (0x1UL << CAN_F1R2_FB21_Pos)
 
#define CAN_F1R2_FB21   CAN_F1R2_FB21_Msk
 
#define CAN_F1R2_FB22_Msk   (0x1UL << CAN_F1R2_FB22_Pos)
 
#define CAN_F1R2_FB22   CAN_F1R2_FB22_Msk
 
#define CAN_F1R2_FB23_Msk   (0x1UL << CAN_F1R2_FB23_Pos)
 
#define CAN_F1R2_FB23   CAN_F1R2_FB23_Msk
 
#define CAN_F1R2_FB24_Msk   (0x1UL << CAN_F1R2_FB24_Pos)
 
#define CAN_F1R2_FB24   CAN_F1R2_FB24_Msk
 
#define CAN_F1R2_FB25_Msk   (0x1UL << CAN_F1R2_FB25_Pos)
 
#define CAN_F1R2_FB25   CAN_F1R2_FB25_Msk
 
#define CAN_F1R2_FB26_Msk   (0x1UL << CAN_F1R2_FB26_Pos)
 
#define CAN_F1R2_FB26   CAN_F1R2_FB26_Msk
 
#define CAN_F1R2_FB27_Msk   (0x1UL << CAN_F1R2_FB27_Pos)
 
#define CAN_F1R2_FB27   CAN_F1R2_FB27_Msk
 
#define CAN_F1R2_FB28_Msk   (0x1UL << CAN_F1R2_FB28_Pos)
 
#define CAN_F1R2_FB28   CAN_F1R2_FB28_Msk
 
#define CAN_F1R2_FB29_Msk   (0x1UL << CAN_F1R2_FB29_Pos)
 
#define CAN_F1R2_FB29   CAN_F1R2_FB29_Msk
 
#define CAN_F1R2_FB30_Msk   (0x1UL << CAN_F1R2_FB30_Pos)
 
#define CAN_F1R2_FB30   CAN_F1R2_FB30_Msk
 
#define CAN_F1R2_FB31_Msk   (0x1UL << CAN_F1R2_FB31_Pos)
 
#define CAN_F1R2_FB31   CAN_F1R2_FB31_Msk
 
#define CAN_F2R2_FB0_Msk   (0x1UL << CAN_F2R2_FB0_Pos)
 
#define CAN_F2R2_FB0   CAN_F2R2_FB0_Msk
 
#define CAN_F2R2_FB1_Msk   (0x1UL << CAN_F2R2_FB1_Pos)
 
#define CAN_F2R2_FB1   CAN_F2R2_FB1_Msk
 
#define CAN_F2R2_FB2_Msk   (0x1UL << CAN_F2R2_FB2_Pos)
 
#define CAN_F2R2_FB2   CAN_F2R2_FB2_Msk
 
#define CAN_F2R2_FB3_Msk   (0x1UL << CAN_F2R2_FB3_Pos)
 
#define CAN_F2R2_FB3   CAN_F2R2_FB3_Msk
 
#define CAN_F2R2_FB4_Msk   (0x1UL << CAN_F2R2_FB4_Pos)
 
#define CAN_F2R2_FB4   CAN_F2R2_FB4_Msk
 
#define CAN_F2R2_FB5_Msk   (0x1UL << CAN_F2R2_FB5_Pos)
 
#define CAN_F2R2_FB5   CAN_F2R2_FB5_Msk
 
#define CAN_F2R2_FB6_Msk   (0x1UL << CAN_F2R2_FB6_Pos)
 
#define CAN_F2R2_FB6   CAN_F2R2_FB6_Msk
 
#define CAN_F2R2_FB7_Msk   (0x1UL << CAN_F2R2_FB7_Pos)
 
#define CAN_F2R2_FB7   CAN_F2R2_FB7_Msk
 
#define CAN_F2R2_FB8_Msk   (0x1UL << CAN_F2R2_FB8_Pos)
 
#define CAN_F2R2_FB8   CAN_F2R2_FB8_Msk
 
#define CAN_F2R2_FB9_Msk   (0x1UL << CAN_F2R2_FB9_Pos)
 
#define CAN_F2R2_FB9   CAN_F2R2_FB9_Msk
 
#define CAN_F2R2_FB10_Msk   (0x1UL << CAN_F2R2_FB10_Pos)
 
#define CAN_F2R2_FB10   CAN_F2R2_FB10_Msk
 
#define CAN_F2R2_FB11_Msk   (0x1UL << CAN_F2R2_FB11_Pos)
 
#define CAN_F2R2_FB11   CAN_F2R2_FB11_Msk
 
#define CAN_F2R2_FB12_Msk   (0x1UL << CAN_F2R2_FB12_Pos)
 
#define CAN_F2R2_FB12   CAN_F2R2_FB12_Msk
 
#define CAN_F2R2_FB13_Msk   (0x1UL << CAN_F2R2_FB13_Pos)
 
#define CAN_F2R2_FB13   CAN_F2R2_FB13_Msk
 
#define CAN_F2R2_FB14_Msk   (0x1UL << CAN_F2R2_FB14_Pos)
 
#define CAN_F2R2_FB14   CAN_F2R2_FB14_Msk
 
#define CAN_F2R2_FB15_Msk   (0x1UL << CAN_F2R2_FB15_Pos)
 
#define CAN_F2R2_FB15   CAN_F2R2_FB15_Msk
 
#define CAN_F2R2_FB16_Msk   (0x1UL << CAN_F2R2_FB16_Pos)
 
#define CAN_F2R2_FB16   CAN_F2R2_FB16_Msk
 
#define CAN_F2R2_FB17_Msk   (0x1UL << CAN_F2R2_FB17_Pos)
 
#define CAN_F2R2_FB17   CAN_F2R2_FB17_Msk
 
#define CAN_F2R2_FB18_Msk   (0x1UL << CAN_F2R2_FB18_Pos)
 
#define CAN_F2R2_FB18   CAN_F2R2_FB18_Msk
 
#define CAN_F2R2_FB19_Msk   (0x1UL << CAN_F2R2_FB19_Pos)
 
#define CAN_F2R2_FB19   CAN_F2R2_FB19_Msk
 
#define CAN_F2R2_FB20_Msk   (0x1UL << CAN_F2R2_FB20_Pos)
 
#define CAN_F2R2_FB20   CAN_F2R2_FB20_Msk
 
#define CAN_F2R2_FB21_Msk   (0x1UL << CAN_F2R2_FB21_Pos)
 
#define CAN_F2R2_FB21   CAN_F2R2_FB21_Msk
 
#define CAN_F2R2_FB22_Msk   (0x1UL << CAN_F2R2_FB22_Pos)
 
#define CAN_F2R2_FB22   CAN_F2R2_FB22_Msk
 
#define CAN_F2R2_FB23_Msk   (0x1UL << CAN_F2R2_FB23_Pos)
 
#define CAN_F2R2_FB23   CAN_F2R2_FB23_Msk
 
#define CAN_F2R2_FB24_Msk   (0x1UL << CAN_F2R2_FB24_Pos)
 
#define CAN_F2R2_FB24   CAN_F2R2_FB24_Msk
 
#define CAN_F2R2_FB25_Msk   (0x1UL << CAN_F2R2_FB25_Pos)
 
#define CAN_F2R2_FB25   CAN_F2R2_FB25_Msk
 
#define CAN_F2R2_FB26_Msk   (0x1UL << CAN_F2R2_FB26_Pos)
 
#define CAN_F2R2_FB26   CAN_F2R2_FB26_Msk
 
#define CAN_F2R2_FB27_Msk   (0x1UL << CAN_F2R2_FB27_Pos)
 
#define CAN_F2R2_FB27   CAN_F2R2_FB27_Msk
 
#define CAN_F2R2_FB28_Msk   (0x1UL << CAN_F2R2_FB28_Pos)
 
#define CAN_F2R2_FB28   CAN_F2R2_FB28_Msk
 
#define CAN_F2R2_FB29_Msk   (0x1UL << CAN_F2R2_FB29_Pos)
 
#define CAN_F2R2_FB29   CAN_F2R2_FB29_Msk
 
#define CAN_F2R2_FB30_Msk   (0x1UL << CAN_F2R2_FB30_Pos)
 
#define CAN_F2R2_FB30   CAN_F2R2_FB30_Msk
 
#define CAN_F2R2_FB31_Msk   (0x1UL << CAN_F2R2_FB31_Pos)
 
#define CAN_F2R2_FB31   CAN_F2R2_FB31_Msk
 
#define CAN_F3R2_FB0_Msk   (0x1UL << CAN_F3R2_FB0_Pos)
 
#define CAN_F3R2_FB0   CAN_F3R2_FB0_Msk
 
#define CAN_F3R2_FB1_Msk   (0x1UL << CAN_F3R2_FB1_Pos)
 
#define CAN_F3R2_FB1   CAN_F3R2_FB1_Msk
 
#define CAN_F3R2_FB2_Msk   (0x1UL << CAN_F3R2_FB2_Pos)
 
#define CAN_F3R2_FB2   CAN_F3R2_FB2_Msk
 
#define CAN_F3R2_FB3_Msk   (0x1UL << CAN_F3R2_FB3_Pos)
 
#define CAN_F3R2_FB3   CAN_F3R2_FB3_Msk
 
#define CAN_F3R2_FB4_Msk   (0x1UL << CAN_F3R2_FB4_Pos)
 
#define CAN_F3R2_FB4   CAN_F3R2_FB4_Msk
 
#define CAN_F3R2_FB5_Msk   (0x1UL << CAN_F3R2_FB5_Pos)
 
#define CAN_F3R2_FB5   CAN_F3R2_FB5_Msk
 
#define CAN_F3R2_FB6_Msk   (0x1UL << CAN_F3R2_FB6_Pos)
 
#define CAN_F3R2_FB6   CAN_F3R2_FB6_Msk
 
#define CAN_F3R2_FB7_Msk   (0x1UL << CAN_F3R2_FB7_Pos)
 
#define CAN_F3R2_FB7   CAN_F3R2_FB7_Msk
 
#define CAN_F3R2_FB8_Msk   (0x1UL << CAN_F3R2_FB8_Pos)
 
#define CAN_F3R2_FB8   CAN_F3R2_FB8_Msk
 
#define CAN_F3R2_FB9_Msk   (0x1UL << CAN_F3R2_FB9_Pos)
 
#define CAN_F3R2_FB9   CAN_F3R2_FB9_Msk
 
#define CAN_F3R2_FB10_Msk   (0x1UL << CAN_F3R2_FB10_Pos)
 
#define CAN_F3R2_FB10   CAN_F3R2_FB10_Msk
 
#define CAN_F3R2_FB11_Msk   (0x1UL << CAN_F3R2_FB11_Pos)
 
#define CAN_F3R2_FB11   CAN_F3R2_FB11_Msk
 
#define CAN_F3R2_FB12_Msk   (0x1UL << CAN_F3R2_FB12_Pos)
 
#define CAN_F3R2_FB12   CAN_F3R2_FB12_Msk
 
#define CAN_F3R2_FB13_Msk   (0x1UL << CAN_F3R2_FB13_Pos)
 
#define CAN_F3R2_FB13   CAN_F3R2_FB13_Msk
 
#define CAN_F3R2_FB14_Msk   (0x1UL << CAN_F3R2_FB14_Pos)
 
#define CAN_F3R2_FB14   CAN_F3R2_FB14_Msk
 
#define CAN_F3R2_FB15_Msk   (0x1UL << CAN_F3R2_FB15_Pos)
 
#define CAN_F3R2_FB15   CAN_F3R2_FB15_Msk
 
#define CAN_F3R2_FB16_Msk   (0x1UL << CAN_F3R2_FB16_Pos)
 
#define CAN_F3R2_FB16   CAN_F3R2_FB16_Msk
 
#define CAN_F3R2_FB17_Msk   (0x1UL << CAN_F3R2_FB17_Pos)
 
#define CAN_F3R2_FB17   CAN_F3R2_FB17_Msk
 
#define CAN_F3R2_FB18_Msk   (0x1UL << CAN_F3R2_FB18_Pos)
 
#define CAN_F3R2_FB18   CAN_F3R2_FB18_Msk
 
#define CAN_F3R2_FB19_Msk   (0x1UL << CAN_F3R2_FB19_Pos)
 
#define CAN_F3R2_FB19   CAN_F3R2_FB19_Msk
 
#define CAN_F3R2_FB20_Msk   (0x1UL << CAN_F3R2_FB20_Pos)
 
#define CAN_F3R2_FB20   CAN_F3R2_FB20_Msk
 
#define CAN_F3R2_FB21_Msk   (0x1UL << CAN_F3R2_FB21_Pos)
 
#define CAN_F3R2_FB21   CAN_F3R2_FB21_Msk
 
#define CAN_F3R2_FB22_Msk   (0x1UL << CAN_F3R2_FB22_Pos)
 
#define CAN_F3R2_FB22   CAN_F3R2_FB22_Msk
 
#define CAN_F3R2_FB23_Msk   (0x1UL << CAN_F3R2_FB23_Pos)
 
#define CAN_F3R2_FB23   CAN_F3R2_FB23_Msk
 
#define CAN_F3R2_FB24_Msk   (0x1UL << CAN_F3R2_FB24_Pos)
 
#define CAN_F3R2_FB24   CAN_F3R2_FB24_Msk
 
#define CAN_F3R2_FB25_Msk   (0x1UL << CAN_F3R2_FB25_Pos)
 
#define CAN_F3R2_FB25   CAN_F3R2_FB25_Msk
 
#define CAN_F3R2_FB26_Msk   (0x1UL << CAN_F3R2_FB26_Pos)
 
#define CAN_F3R2_FB26   CAN_F3R2_FB26_Msk
 
#define CAN_F3R2_FB27_Msk   (0x1UL << CAN_F3R2_FB27_Pos)
 
#define CAN_F3R2_FB27   CAN_F3R2_FB27_Msk
 
#define CAN_F3R2_FB28_Msk   (0x1UL << CAN_F3R2_FB28_Pos)
 
#define CAN_F3R2_FB28   CAN_F3R2_FB28_Msk
 
#define CAN_F3R2_FB29_Msk   (0x1UL << CAN_F3R2_FB29_Pos)
 
#define CAN_F3R2_FB29   CAN_F3R2_FB29_Msk
 
#define CAN_F3R2_FB30_Msk   (0x1UL << CAN_F3R2_FB30_Pos)
 
#define CAN_F3R2_FB30   CAN_F3R2_FB30_Msk
 
#define CAN_F3R2_FB31_Msk   (0x1UL << CAN_F3R2_FB31_Pos)
 
#define CAN_F3R2_FB31   CAN_F3R2_FB31_Msk
 
#define CAN_F4R2_FB0_Msk   (0x1UL << CAN_F4R2_FB0_Pos)
 
#define CAN_F4R2_FB0   CAN_F4R2_FB0_Msk
 
#define CAN_F4R2_FB1_Msk   (0x1UL << CAN_F4R2_FB1_Pos)
 
#define CAN_F4R2_FB1   CAN_F4R2_FB1_Msk
 
#define CAN_F4R2_FB2_Msk   (0x1UL << CAN_F4R2_FB2_Pos)
 
#define CAN_F4R2_FB2   CAN_F4R2_FB2_Msk
 
#define CAN_F4R2_FB3_Msk   (0x1UL << CAN_F4R2_FB3_Pos)
 
#define CAN_F4R2_FB3   CAN_F4R2_FB3_Msk
 
#define CAN_F4R2_FB4_Msk   (0x1UL << CAN_F4R2_FB4_Pos)
 
#define CAN_F4R2_FB4   CAN_F4R2_FB4_Msk
 
#define CAN_F4R2_FB5_Msk   (0x1UL << CAN_F4R2_FB5_Pos)
 
#define CAN_F4R2_FB5   CAN_F4R2_FB5_Msk
 
#define CAN_F4R2_FB6_Msk   (0x1UL << CAN_F4R2_FB6_Pos)
 
#define CAN_F4R2_FB6   CAN_F4R2_FB6_Msk
 
#define CAN_F4R2_FB7_Msk   (0x1UL << CAN_F4R2_FB7_Pos)
 
#define CAN_F4R2_FB7   CAN_F4R2_FB7_Msk
 
#define CAN_F4R2_FB8_Msk   (0x1UL << CAN_F4R2_FB8_Pos)
 
#define CAN_F4R2_FB8   CAN_F4R2_FB8_Msk
 
#define CAN_F4R2_FB9_Msk   (0x1UL << CAN_F4R2_FB9_Pos)
 
#define CAN_F4R2_FB9   CAN_F4R2_FB9_Msk
 
#define CAN_F4R2_FB10_Msk   (0x1UL << CAN_F4R2_FB10_Pos)
 
#define CAN_F4R2_FB10   CAN_F4R2_FB10_Msk
 
#define CAN_F4R2_FB11_Msk   (0x1UL << CAN_F4R2_FB11_Pos)
 
#define CAN_F4R2_FB11   CAN_F4R2_FB11_Msk
 
#define CAN_F4R2_FB12_Msk   (0x1UL << CAN_F4R2_FB12_Pos)
 
#define CAN_F4R2_FB12   CAN_F4R2_FB12_Msk
 
#define CAN_F4R2_FB13_Msk   (0x1UL << CAN_F4R2_FB13_Pos)
 
#define CAN_F4R2_FB13   CAN_F4R2_FB13_Msk
 
#define CAN_F4R2_FB14_Msk   (0x1UL << CAN_F4R2_FB14_Pos)
 
#define CAN_F4R2_FB14   CAN_F4R2_FB14_Msk
 
#define CAN_F4R2_FB15_Msk   (0x1UL << CAN_F4R2_FB15_Pos)
 
#define CAN_F4R2_FB15   CAN_F4R2_FB15_Msk
 
#define CAN_F4R2_FB16_Msk   (0x1UL << CAN_F4R2_FB16_Pos)
 
#define CAN_F4R2_FB16   CAN_F4R2_FB16_Msk
 
#define CAN_F4R2_FB17_Msk   (0x1UL << CAN_F4R2_FB17_Pos)
 
#define CAN_F4R2_FB17   CAN_F4R2_FB17_Msk
 
#define CAN_F4R2_FB18_Msk   (0x1UL << CAN_F4R2_FB18_Pos)
 
#define CAN_F4R2_FB18   CAN_F4R2_FB18_Msk
 
#define CAN_F4R2_FB19_Msk   (0x1UL << CAN_F4R2_FB19_Pos)
 
#define CAN_F4R2_FB19   CAN_F4R2_FB19_Msk
 
#define CAN_F4R2_FB20_Msk   (0x1UL << CAN_F4R2_FB20_Pos)
 
#define CAN_F4R2_FB20   CAN_F4R2_FB20_Msk
 
#define CAN_F4R2_FB21_Msk   (0x1UL << CAN_F4R2_FB21_Pos)
 
#define CAN_F4R2_FB21   CAN_F4R2_FB21_Msk
 
#define CAN_F4R2_FB22_Msk   (0x1UL << CAN_F4R2_FB22_Pos)
 
#define CAN_F4R2_FB22   CAN_F4R2_FB22_Msk
 
#define CAN_F4R2_FB23_Msk   (0x1UL << CAN_F4R2_FB23_Pos)
 
#define CAN_F4R2_FB23   CAN_F4R2_FB23_Msk
 
#define CAN_F4R2_FB24_Msk   (0x1UL << CAN_F4R2_FB24_Pos)
 
#define CAN_F4R2_FB24   CAN_F4R2_FB24_Msk
 
#define CAN_F4R2_FB25_Msk   (0x1UL << CAN_F4R2_FB25_Pos)
 
#define CAN_F4R2_FB25   CAN_F4R2_FB25_Msk
 
#define CAN_F4R2_FB26_Msk   (0x1UL << CAN_F4R2_FB26_Pos)
 
#define CAN_F4R2_FB26   CAN_F4R2_FB26_Msk
 
#define CAN_F4R2_FB27_Msk   (0x1UL << CAN_F4R2_FB27_Pos)
 
#define CAN_F4R2_FB27   CAN_F4R2_FB27_Msk
 
#define CAN_F4R2_FB28_Msk   (0x1UL << CAN_F4R2_FB28_Pos)
 
#define CAN_F4R2_FB28   CAN_F4R2_FB28_Msk
 
#define CAN_F4R2_FB29_Msk   (0x1UL << CAN_F4R2_FB29_Pos)
 
#define CAN_F4R2_FB29   CAN_F4R2_FB29_Msk
 
#define CAN_F4R2_FB30_Msk   (0x1UL << CAN_F4R2_FB30_Pos)
 
#define CAN_F4R2_FB30   CAN_F4R2_FB30_Msk
 
#define CAN_F4R2_FB31_Msk   (0x1UL << CAN_F4R2_FB31_Pos)
 
#define CAN_F4R2_FB31   CAN_F4R2_FB31_Msk
 
#define CAN_F5R2_FB0_Msk   (0x1UL << CAN_F5R2_FB0_Pos)
 
#define CAN_F5R2_FB0   CAN_F5R2_FB0_Msk
 
#define CAN_F5R2_FB1_Msk   (0x1UL << CAN_F5R2_FB1_Pos)
 
#define CAN_F5R2_FB1   CAN_F5R2_FB1_Msk
 
#define CAN_F5R2_FB2_Msk   (0x1UL << CAN_F5R2_FB2_Pos)
 
#define CAN_F5R2_FB2   CAN_F5R2_FB2_Msk
 
#define CAN_F5R2_FB3_Msk   (0x1UL << CAN_F5R2_FB3_Pos)
 
#define CAN_F5R2_FB3   CAN_F5R2_FB3_Msk
 
#define CAN_F5R2_FB4_Msk   (0x1UL << CAN_F5R2_FB4_Pos)
 
#define CAN_F5R2_FB4   CAN_F5R2_FB4_Msk
 
#define CAN_F5R2_FB5_Msk   (0x1UL << CAN_F5R2_FB5_Pos)
 
#define CAN_F5R2_FB5   CAN_F5R2_FB5_Msk
 
#define CAN_F5R2_FB6_Msk   (0x1UL << CAN_F5R2_FB6_Pos)
 
#define CAN_F5R2_FB6   CAN_F5R2_FB6_Msk
 
#define CAN_F5R2_FB7_Msk   (0x1UL << CAN_F5R2_FB7_Pos)
 
#define CAN_F5R2_FB7   CAN_F5R2_FB7_Msk
 
#define CAN_F5R2_FB8_Msk   (0x1UL << CAN_F5R2_FB8_Pos)
 
#define CAN_F5R2_FB8   CAN_F5R2_FB8_Msk
 
#define CAN_F5R2_FB9_Msk   (0x1UL << CAN_F5R2_FB9_Pos)
 
#define CAN_F5R2_FB9   CAN_F5R2_FB9_Msk
 
#define CAN_F5R2_FB10_Msk   (0x1UL << CAN_F5R2_FB10_Pos)
 
#define CAN_F5R2_FB10   CAN_F5R2_FB10_Msk
 
#define CAN_F5R2_FB11_Msk   (0x1UL << CAN_F5R2_FB11_Pos)
 
#define CAN_F5R2_FB11   CAN_F5R2_FB11_Msk
 
#define CAN_F5R2_FB12_Msk   (0x1UL << CAN_F5R2_FB12_Pos)
 
#define CAN_F5R2_FB12   CAN_F5R2_FB12_Msk
 
#define CAN_F5R2_FB13_Msk   (0x1UL << CAN_F5R2_FB13_Pos)
 
#define CAN_F5R2_FB13   CAN_F5R2_FB13_Msk
 
#define CAN_F5R2_FB14_Msk   (0x1UL << CAN_F5R2_FB14_Pos)
 
#define CAN_F5R2_FB14   CAN_F5R2_FB14_Msk
 
#define CAN_F5R2_FB15_Msk   (0x1UL << CAN_F5R2_FB15_Pos)
 
#define CAN_F5R2_FB15   CAN_F5R2_FB15_Msk
 
#define CAN_F5R2_FB16_Msk   (0x1UL << CAN_F5R2_FB16_Pos)
 
#define CAN_F5R2_FB16   CAN_F5R2_FB16_Msk
 
#define CAN_F5R2_FB17_Msk   (0x1UL << CAN_F5R2_FB17_Pos)
 
#define CAN_F5R2_FB17   CAN_F5R2_FB17_Msk
 
#define CAN_F5R2_FB18_Msk   (0x1UL << CAN_F5R2_FB18_Pos)
 
#define CAN_F5R2_FB18   CAN_F5R2_FB18_Msk
 
#define CAN_F5R2_FB19_Msk   (0x1UL << CAN_F5R2_FB19_Pos)
 
#define CAN_F5R2_FB19   CAN_F5R2_FB19_Msk
 
#define CAN_F5R2_FB20_Msk   (0x1UL << CAN_F5R2_FB20_Pos)
 
#define CAN_F5R2_FB20   CAN_F5R2_FB20_Msk
 
#define CAN_F5R2_FB21_Msk   (0x1UL << CAN_F5R2_FB21_Pos)
 
#define CAN_F5R2_FB21   CAN_F5R2_FB21_Msk
 
#define CAN_F5R2_FB22_Msk   (0x1UL << CAN_F5R2_FB22_Pos)
 
#define CAN_F5R2_FB22   CAN_F5R2_FB22_Msk
 
#define CAN_F5R2_FB23_Msk   (0x1UL << CAN_F5R2_FB23_Pos)
 
#define CAN_F5R2_FB23   CAN_F5R2_FB23_Msk
 
#define CAN_F5R2_FB24_Msk   (0x1UL << CAN_F5R2_FB24_Pos)
 
#define CAN_F5R2_FB24   CAN_F5R2_FB24_Msk
 
#define CAN_F5R2_FB25_Msk   (0x1UL << CAN_F5R2_FB25_Pos)
 
#define CAN_F5R2_FB25   CAN_F5R2_FB25_Msk
 
#define CAN_F5R2_FB26_Msk   (0x1UL << CAN_F5R2_FB26_Pos)
 
#define CAN_F5R2_FB26   CAN_F5R2_FB26_Msk
 
#define CAN_F5R2_FB27_Msk   (0x1UL << CAN_F5R2_FB27_Pos)
 
#define CAN_F5R2_FB27   CAN_F5R2_FB27_Msk
 
#define CAN_F5R2_FB28_Msk   (0x1UL << CAN_F5R2_FB28_Pos)
 
#define CAN_F5R2_FB28   CAN_F5R2_FB28_Msk
 
#define CAN_F5R2_FB29_Msk   (0x1UL << CAN_F5R2_FB29_Pos)
 
#define CAN_F5R2_FB29   CAN_F5R2_FB29_Msk
 
#define CAN_F5R2_FB30_Msk   (0x1UL << CAN_F5R2_FB30_Pos)
 
#define CAN_F5R2_FB30   CAN_F5R2_FB30_Msk
 
#define CAN_F5R2_FB31_Msk   (0x1UL << CAN_F5R2_FB31_Pos)
 
#define CAN_F5R2_FB31   CAN_F5R2_FB31_Msk
 
#define CAN_F6R2_FB0_Msk   (0x1UL << CAN_F6R2_FB0_Pos)
 
#define CAN_F6R2_FB0   CAN_F6R2_FB0_Msk
 
#define CAN_F6R2_FB1_Msk   (0x1UL << CAN_F6R2_FB1_Pos)
 
#define CAN_F6R2_FB1   CAN_F6R2_FB1_Msk
 
#define CAN_F6R2_FB2_Msk   (0x1UL << CAN_F6R2_FB2_Pos)
 
#define CAN_F6R2_FB2   CAN_F6R2_FB2_Msk
 
#define CAN_F6R2_FB3_Msk   (0x1UL << CAN_F6R2_FB3_Pos)
 
#define CAN_F6R2_FB3   CAN_F6R2_FB3_Msk
 
#define CAN_F6R2_FB4_Msk   (0x1UL << CAN_F6R2_FB4_Pos)
 
#define CAN_F6R2_FB4   CAN_F6R2_FB4_Msk
 
#define CAN_F6R2_FB5_Msk   (0x1UL << CAN_F6R2_FB5_Pos)
 
#define CAN_F6R2_FB5   CAN_F6R2_FB5_Msk
 
#define CAN_F6R2_FB6_Msk   (0x1UL << CAN_F6R2_FB6_Pos)
 
#define CAN_F6R2_FB6   CAN_F6R2_FB6_Msk
 
#define CAN_F6R2_FB7_Msk   (0x1UL << CAN_F6R2_FB7_Pos)
 
#define CAN_F6R2_FB7   CAN_F6R2_FB7_Msk
 
#define CAN_F6R2_FB8_Msk   (0x1UL << CAN_F6R2_FB8_Pos)
 
#define CAN_F6R2_FB8   CAN_F6R2_FB8_Msk
 
#define CAN_F6R2_FB9_Msk   (0x1UL << CAN_F6R2_FB9_Pos)
 
#define CAN_F6R2_FB9   CAN_F6R2_FB9_Msk
 
#define CAN_F6R2_FB10_Msk   (0x1UL << CAN_F6R2_FB10_Pos)
 
#define CAN_F6R2_FB10   CAN_F6R2_FB10_Msk
 
#define CAN_F6R2_FB11_Msk   (0x1UL << CAN_F6R2_FB11_Pos)
 
#define CAN_F6R2_FB11   CAN_F6R2_FB11_Msk
 
#define CAN_F6R2_FB12_Msk   (0x1UL << CAN_F6R2_FB12_Pos)
 
#define CAN_F6R2_FB12   CAN_F6R2_FB12_Msk
 
#define CAN_F6R2_FB13_Msk   (0x1UL << CAN_F6R2_FB13_Pos)
 
#define CAN_F6R2_FB13   CAN_F6R2_FB13_Msk
 
#define CAN_F6R2_FB14_Msk   (0x1UL << CAN_F6R2_FB14_Pos)
 
#define CAN_F6R2_FB14   CAN_F6R2_FB14_Msk
 
#define CAN_F6R2_FB15_Msk   (0x1UL << CAN_F6R2_FB15_Pos)
 
#define CAN_F6R2_FB15   CAN_F6R2_FB15_Msk
 
#define CAN_F6R2_FB16_Msk   (0x1UL << CAN_F6R2_FB16_Pos)
 
#define CAN_F6R2_FB16   CAN_F6R2_FB16_Msk
 
#define CAN_F6R2_FB17_Msk   (0x1UL << CAN_F6R2_FB17_Pos)
 
#define CAN_F6R2_FB17   CAN_F6R2_FB17_Msk
 
#define CAN_F6R2_FB18_Msk   (0x1UL << CAN_F6R2_FB18_Pos)
 
#define CAN_F6R2_FB18   CAN_F6R2_FB18_Msk
 
#define CAN_F6R2_FB19_Msk   (0x1UL << CAN_F6R2_FB19_Pos)
 
#define CAN_F6R2_FB19   CAN_F6R2_FB19_Msk
 
#define CAN_F6R2_FB20_Msk   (0x1UL << CAN_F6R2_FB20_Pos)
 
#define CAN_F6R2_FB20   CAN_F6R2_FB20_Msk
 
#define CAN_F6R2_FB21_Msk   (0x1UL << CAN_F6R2_FB21_Pos)
 
#define CAN_F6R2_FB21   CAN_F6R2_FB21_Msk
 
#define CAN_F6R2_FB22_Msk   (0x1UL << CAN_F6R2_FB22_Pos)
 
#define CAN_F6R2_FB22   CAN_F6R2_FB22_Msk
 
#define CAN_F6R2_FB23_Msk   (0x1UL << CAN_F6R2_FB23_Pos)
 
#define CAN_F6R2_FB23   CAN_F6R2_FB23_Msk
 
#define CAN_F6R2_FB24_Msk   (0x1UL << CAN_F6R2_FB24_Pos)
 
#define CAN_F6R2_FB24   CAN_F6R2_FB24_Msk
 
#define CAN_F6R2_FB25_Msk   (0x1UL << CAN_F6R2_FB25_Pos)
 
#define CAN_F6R2_FB25   CAN_F6R2_FB25_Msk
 
#define CAN_F6R2_FB26_Msk   (0x1UL << CAN_F6R2_FB26_Pos)
 
#define CAN_F6R2_FB26   CAN_F6R2_FB26_Msk
 
#define CAN_F6R2_FB27_Msk   (0x1UL << CAN_F6R2_FB27_Pos)
 
#define CAN_F6R2_FB27   CAN_F6R2_FB27_Msk
 
#define CAN_F6R2_FB28_Msk   (0x1UL << CAN_F6R2_FB28_Pos)
 
#define CAN_F6R2_FB28   CAN_F6R2_FB28_Msk
 
#define CAN_F6R2_FB29_Msk   (0x1UL << CAN_F6R2_FB29_Pos)
 
#define CAN_F6R2_FB29   CAN_F6R2_FB29_Msk
 
#define CAN_F6R2_FB30_Msk   (0x1UL << CAN_F6R2_FB30_Pos)
 
#define CAN_F6R2_FB30   CAN_F6R2_FB30_Msk
 
#define CAN_F6R2_FB31_Msk   (0x1UL << CAN_F6R2_FB31_Pos)
 
#define CAN_F6R2_FB31   CAN_F6R2_FB31_Msk
 
#define CAN_F7R2_FB0_Msk   (0x1UL << CAN_F7R2_FB0_Pos)
 
#define CAN_F7R2_FB0   CAN_F7R2_FB0_Msk
 
#define CAN_F7R2_FB1_Msk   (0x1UL << CAN_F7R2_FB1_Pos)
 
#define CAN_F7R2_FB1   CAN_F7R2_FB1_Msk
 
#define CAN_F7R2_FB2_Msk   (0x1UL << CAN_F7R2_FB2_Pos)
 
#define CAN_F7R2_FB2   CAN_F7R2_FB2_Msk
 
#define CAN_F7R2_FB3_Msk   (0x1UL << CAN_F7R2_FB3_Pos)
 
#define CAN_F7R2_FB3   CAN_F7R2_FB3_Msk
 
#define CAN_F7R2_FB4_Msk   (0x1UL << CAN_F7R2_FB4_Pos)
 
#define CAN_F7R2_FB4   CAN_F7R2_FB4_Msk
 
#define CAN_F7R2_FB5_Msk   (0x1UL << CAN_F7R2_FB5_Pos)
 
#define CAN_F7R2_FB5   CAN_F7R2_FB5_Msk
 
#define CAN_F7R2_FB6_Msk   (0x1UL << CAN_F7R2_FB6_Pos)
 
#define CAN_F7R2_FB6   CAN_F7R2_FB6_Msk
 
#define CAN_F7R2_FB7_Msk   (0x1UL << CAN_F7R2_FB7_Pos)
 
#define CAN_F7R2_FB7   CAN_F7R2_FB7_Msk
 
#define CAN_F7R2_FB8_Msk   (0x1UL << CAN_F7R2_FB8_Pos)
 
#define CAN_F7R2_FB8   CAN_F7R2_FB8_Msk
 
#define CAN_F7R2_FB9_Msk   (0x1UL << CAN_F7R2_FB9_Pos)
 
#define CAN_F7R2_FB9   CAN_F7R2_FB9_Msk
 
#define CAN_F7R2_FB10_Msk   (0x1UL << CAN_F7R2_FB10_Pos)
 
#define CAN_F7R2_FB10   CAN_F7R2_FB10_Msk
 
#define CAN_F7R2_FB11_Msk   (0x1UL << CAN_F7R2_FB11_Pos)
 
#define CAN_F7R2_FB11   CAN_F7R2_FB11_Msk
 
#define CAN_F7R2_FB12_Msk   (0x1UL << CAN_F7R2_FB12_Pos)
 
#define CAN_F7R2_FB12   CAN_F7R2_FB12_Msk
 
#define CAN_F7R2_FB13_Msk   (0x1UL << CAN_F7R2_FB13_Pos)
 
#define CAN_F7R2_FB13   CAN_F7R2_FB13_Msk
 
#define CAN_F7R2_FB14_Msk   (0x1UL << CAN_F7R2_FB14_Pos)
 
#define CAN_F7R2_FB14   CAN_F7R2_FB14_Msk
 
#define CAN_F7R2_FB15_Msk   (0x1UL << CAN_F7R2_FB15_Pos)
 
#define CAN_F7R2_FB15   CAN_F7R2_FB15_Msk
 
#define CAN_F7R2_FB16_Msk   (0x1UL << CAN_F7R2_FB16_Pos)
 
#define CAN_F7R2_FB16   CAN_F7R2_FB16_Msk
 
#define CAN_F7R2_FB17_Msk   (0x1UL << CAN_F7R2_FB17_Pos)
 
#define CAN_F7R2_FB17   CAN_F7R2_FB17_Msk
 
#define CAN_F7R2_FB18_Msk   (0x1UL << CAN_F7R2_FB18_Pos)
 
#define CAN_F7R2_FB18   CAN_F7R2_FB18_Msk
 
#define CAN_F7R2_FB19_Msk   (0x1UL << CAN_F7R2_FB19_Pos)
 
#define CAN_F7R2_FB19   CAN_F7R2_FB19_Msk
 
#define CAN_F7R2_FB20_Msk   (0x1UL << CAN_F7R2_FB20_Pos)
 
#define CAN_F7R2_FB20   CAN_F7R2_FB20_Msk
 
#define CAN_F7R2_FB21_Msk   (0x1UL << CAN_F7R2_FB21_Pos)
 
#define CAN_F7R2_FB21   CAN_F7R2_FB21_Msk
 
#define CAN_F7R2_FB22_Msk   (0x1UL << CAN_F7R2_FB22_Pos)
 
#define CAN_F7R2_FB22   CAN_F7R2_FB22_Msk
 
#define CAN_F7R2_FB23_Msk   (0x1UL << CAN_F7R2_FB23_Pos)
 
#define CAN_F7R2_FB23   CAN_F7R2_FB23_Msk
 
#define CAN_F7R2_FB24_Msk   (0x1UL << CAN_F7R2_FB24_Pos)
 
#define CAN_F7R2_FB24   CAN_F7R2_FB24_Msk
 
#define CAN_F7R2_FB25_Msk   (0x1UL << CAN_F7R2_FB25_Pos)
 
#define CAN_F7R2_FB25   CAN_F7R2_FB25_Msk
 
#define CAN_F7R2_FB26_Msk   (0x1UL << CAN_F7R2_FB26_Pos)
 
#define CAN_F7R2_FB26   CAN_F7R2_FB26_Msk
 
#define CAN_F7R2_FB27_Msk   (0x1UL << CAN_F7R2_FB27_Pos)
 
#define CAN_F7R2_FB27   CAN_F7R2_FB27_Msk
 
#define CAN_F7R2_FB28_Msk   (0x1UL << CAN_F7R2_FB28_Pos)
 
#define CAN_F7R2_FB28   CAN_F7R2_FB28_Msk
 
#define CAN_F7R2_FB29_Msk   (0x1UL << CAN_F7R2_FB29_Pos)
 
#define CAN_F7R2_FB29   CAN_F7R2_FB29_Msk
 
#define CAN_F7R2_FB30_Msk   (0x1UL << CAN_F7R2_FB30_Pos)
 
#define CAN_F7R2_FB30   CAN_F7R2_FB30_Msk
 
#define CAN_F7R2_FB31_Msk   (0x1UL << CAN_F7R2_FB31_Pos)
 
#define CAN_F7R2_FB31   CAN_F7R2_FB31_Msk
 
#define CAN_F8R2_FB0_Msk   (0x1UL << CAN_F8R2_FB0_Pos)
 
#define CAN_F8R2_FB0   CAN_F8R2_FB0_Msk
 
#define CAN_F8R2_FB1_Msk   (0x1UL << CAN_F8R2_FB1_Pos)
 
#define CAN_F8R2_FB1   CAN_F8R2_FB1_Msk
 
#define CAN_F8R2_FB2_Msk   (0x1UL << CAN_F8R2_FB2_Pos)
 
#define CAN_F8R2_FB2   CAN_F8R2_FB2_Msk
 
#define CAN_F8R2_FB3_Msk   (0x1UL << CAN_F8R2_FB3_Pos)
 
#define CAN_F8R2_FB3   CAN_F8R2_FB3_Msk
 
#define CAN_F8R2_FB4_Msk   (0x1UL << CAN_F8R2_FB4_Pos)
 
#define CAN_F8R2_FB4   CAN_F8R2_FB4_Msk
 
#define CAN_F8R2_FB5_Msk   (0x1UL << CAN_F8R2_FB5_Pos)
 
#define CAN_F8R2_FB5   CAN_F8R2_FB5_Msk
 
#define CAN_F8R2_FB6_Msk   (0x1UL << CAN_F8R2_FB6_Pos)
 
#define CAN_F8R2_FB6   CAN_F8R2_FB6_Msk
 
#define CAN_F8R2_FB7_Msk   (0x1UL << CAN_F8R2_FB7_Pos)
 
#define CAN_F8R2_FB7   CAN_F8R2_FB7_Msk
 
#define CAN_F8R2_FB8_Msk   (0x1UL << CAN_F8R2_FB8_Pos)
 
#define CAN_F8R2_FB8   CAN_F8R2_FB8_Msk
 
#define CAN_F8R2_FB9_Msk   (0x1UL << CAN_F8R2_FB9_Pos)
 
#define CAN_F8R2_FB9   CAN_F8R2_FB9_Msk
 
#define CAN_F8R2_FB10_Msk   (0x1UL << CAN_F8R2_FB10_Pos)
 
#define CAN_F8R2_FB10   CAN_F8R2_FB10_Msk
 
#define CAN_F8R2_FB11_Msk   (0x1UL << CAN_F8R2_FB11_Pos)
 
#define CAN_F8R2_FB11   CAN_F8R2_FB11_Msk
 
#define CAN_F8R2_FB12_Msk   (0x1UL << CAN_F8R2_FB12_Pos)
 
#define CAN_F8R2_FB12   CAN_F8R2_FB12_Msk
 
#define CAN_F8R2_FB13_Msk   (0x1UL << CAN_F8R2_FB13_Pos)
 
#define CAN_F8R2_FB13   CAN_F8R2_FB13_Msk
 
#define CAN_F8R2_FB14_Msk   (0x1UL << CAN_F8R2_FB14_Pos)
 
#define CAN_F8R2_FB14   CAN_F8R2_FB14_Msk
 
#define CAN_F8R2_FB15_Msk   (0x1UL << CAN_F8R2_FB15_Pos)
 
#define CAN_F8R2_FB15   CAN_F8R2_FB15_Msk
 
#define CAN_F8R2_FB16_Msk   (0x1UL << CAN_F8R2_FB16_Pos)
 
#define CAN_F8R2_FB16   CAN_F8R2_FB16_Msk
 
#define CAN_F8R2_FB17_Msk   (0x1UL << CAN_F8R2_FB17_Pos)
 
#define CAN_F8R2_FB17   CAN_F8R2_FB17_Msk
 
#define CAN_F8R2_FB18_Msk   (0x1UL << CAN_F8R2_FB18_Pos)
 
#define CAN_F8R2_FB18   CAN_F8R2_FB18_Msk
 
#define CAN_F8R2_FB19_Msk   (0x1UL << CAN_F8R2_FB19_Pos)
 
#define CAN_F8R2_FB19   CAN_F8R2_FB19_Msk
 
#define CAN_F8R2_FB20_Msk   (0x1UL << CAN_F8R2_FB20_Pos)
 
#define CAN_F8R2_FB20   CAN_F8R2_FB20_Msk
 
#define CAN_F8R2_FB21_Msk   (0x1UL << CAN_F8R2_FB21_Pos)
 
#define CAN_F8R2_FB21   CAN_F8R2_FB21_Msk
 
#define CAN_F8R2_FB22_Msk   (0x1UL << CAN_F8R2_FB22_Pos)
 
#define CAN_F8R2_FB22   CAN_F8R2_FB22_Msk
 
#define CAN_F8R2_FB23_Msk   (0x1UL << CAN_F8R2_FB23_Pos)
 
#define CAN_F8R2_FB23   CAN_F8R2_FB23_Msk
 
#define CAN_F8R2_FB24_Msk   (0x1UL << CAN_F8R2_FB24_Pos)
 
#define CAN_F8R2_FB24   CAN_F8R2_FB24_Msk
 
#define CAN_F8R2_FB25_Msk   (0x1UL << CAN_F8R2_FB25_Pos)
 
#define CAN_F8R2_FB25   CAN_F8R2_FB25_Msk
 
#define CAN_F8R2_FB26_Msk   (0x1UL << CAN_F8R2_FB26_Pos)
 
#define CAN_F8R2_FB26   CAN_F8R2_FB26_Msk
 
#define CAN_F8R2_FB27_Msk   (0x1UL << CAN_F8R2_FB27_Pos)
 
#define CAN_F8R2_FB27   CAN_F8R2_FB27_Msk
 
#define CAN_F8R2_FB28_Msk   (0x1UL << CAN_F8R2_FB28_Pos)
 
#define CAN_F8R2_FB28   CAN_F8R2_FB28_Msk
 
#define CAN_F8R2_FB29_Msk   (0x1UL << CAN_F8R2_FB29_Pos)
 
#define CAN_F8R2_FB29   CAN_F8R2_FB29_Msk
 
#define CAN_F8R2_FB30_Msk   (0x1UL << CAN_F8R2_FB30_Pos)
 
#define CAN_F8R2_FB30   CAN_F8R2_FB30_Msk
 
#define CAN_F8R2_FB31_Msk   (0x1UL << CAN_F8R2_FB31_Pos)
 
#define CAN_F8R2_FB31   CAN_F8R2_FB31_Msk
 
#define CAN_F9R2_FB0_Msk   (0x1UL << CAN_F9R2_FB0_Pos)
 
#define CAN_F9R2_FB0   CAN_F9R2_FB0_Msk
 
#define CAN_F9R2_FB1_Msk   (0x1UL << CAN_F9R2_FB1_Pos)
 
#define CAN_F9R2_FB1   CAN_F9R2_FB1_Msk
 
#define CAN_F9R2_FB2_Msk   (0x1UL << CAN_F9R2_FB2_Pos)
 
#define CAN_F9R2_FB2   CAN_F9R2_FB2_Msk
 
#define CAN_F9R2_FB3_Msk   (0x1UL << CAN_F9R2_FB3_Pos)
 
#define CAN_F9R2_FB3   CAN_F9R2_FB3_Msk
 
#define CAN_F9R2_FB4_Msk   (0x1UL << CAN_F9R2_FB4_Pos)
 
#define CAN_F9R2_FB4   CAN_F9R2_FB4_Msk
 
#define CAN_F9R2_FB5_Msk   (0x1UL << CAN_F9R2_FB5_Pos)
 
#define CAN_F9R2_FB5   CAN_F9R2_FB5_Msk
 
#define CAN_F9R2_FB6_Msk   (0x1UL << CAN_F9R2_FB6_Pos)
 
#define CAN_F9R2_FB6   CAN_F9R2_FB6_Msk
 
#define CAN_F9R2_FB7_Msk   (0x1UL << CAN_F9R2_FB7_Pos)
 
#define CAN_F9R2_FB7   CAN_F9R2_FB7_Msk
 
#define CAN_F9R2_FB8_Msk   (0x1UL << CAN_F9R2_FB8_Pos)
 
#define CAN_F9R2_FB8   CAN_F9R2_FB8_Msk
 
#define CAN_F9R2_FB9_Msk   (0x1UL << CAN_F9R2_FB9_Pos)
 
#define CAN_F9R2_FB9   CAN_F9R2_FB9_Msk
 
#define CAN_F9R2_FB10_Msk   (0x1UL << CAN_F9R2_FB10_Pos)
 
#define CAN_F9R2_FB10   CAN_F9R2_FB10_Msk
 
#define CAN_F9R2_FB11_Msk   (0x1UL << CAN_F9R2_FB11_Pos)
 
#define CAN_F9R2_FB11   CAN_F9R2_FB11_Msk
 
#define CAN_F9R2_FB12_Msk   (0x1UL << CAN_F9R2_FB12_Pos)
 
#define CAN_F9R2_FB12   CAN_F9R2_FB12_Msk
 
#define CAN_F9R2_FB13_Msk   (0x1UL << CAN_F9R2_FB13_Pos)
 
#define CAN_F9R2_FB13   CAN_F9R2_FB13_Msk
 
#define CAN_F9R2_FB14_Msk   (0x1UL << CAN_F9R2_FB14_Pos)
 
#define CAN_F9R2_FB14   CAN_F9R2_FB14_Msk
 
#define CAN_F9R2_FB15_Msk   (0x1UL << CAN_F9R2_FB15_Pos)
 
#define CAN_F9R2_FB15   CAN_F9R2_FB15_Msk
 
#define CAN_F9R2_FB16_Msk   (0x1UL << CAN_F9R2_FB16_Pos)
 
#define CAN_F9R2_FB16   CAN_F9R2_FB16_Msk
 
#define CAN_F9R2_FB17_Msk   (0x1UL << CAN_F9R2_FB17_Pos)
 
#define CAN_F9R2_FB17   CAN_F9R2_FB17_Msk
 
#define CAN_F9R2_FB18_Msk   (0x1UL << CAN_F9R2_FB18_Pos)
 
#define CAN_F9R2_FB18   CAN_F9R2_FB18_Msk
 
#define CAN_F9R2_FB19_Msk   (0x1UL << CAN_F9R2_FB19_Pos)
 
#define CAN_F9R2_FB19   CAN_F9R2_FB19_Msk
 
#define CAN_F9R2_FB20_Msk   (0x1UL << CAN_F9R2_FB20_Pos)
 
#define CAN_F9R2_FB20   CAN_F9R2_FB20_Msk
 
#define CAN_F9R2_FB21_Msk   (0x1UL << CAN_F9R2_FB21_Pos)
 
#define CAN_F9R2_FB21   CAN_F9R2_FB21_Msk
 
#define CAN_F9R2_FB22_Msk   (0x1UL << CAN_F9R2_FB22_Pos)
 
#define CAN_F9R2_FB22   CAN_F9R2_FB22_Msk
 
#define CAN_F9R2_FB23_Msk   (0x1UL << CAN_F9R2_FB23_Pos)
 
#define CAN_F9R2_FB23   CAN_F9R2_FB23_Msk
 
#define CAN_F9R2_FB24_Msk   (0x1UL << CAN_F9R2_FB24_Pos)
 
#define CAN_F9R2_FB24   CAN_F9R2_FB24_Msk
 
#define CAN_F9R2_FB25_Msk   (0x1UL << CAN_F9R2_FB25_Pos)
 
#define CAN_F9R2_FB25   CAN_F9R2_FB25_Msk
 
#define CAN_F9R2_FB26_Msk   (0x1UL << CAN_F9R2_FB26_Pos)
 
#define CAN_F9R2_FB26   CAN_F9R2_FB26_Msk
 
#define CAN_F9R2_FB27_Msk   (0x1UL << CAN_F9R2_FB27_Pos)
 
#define CAN_F9R2_FB27   CAN_F9R2_FB27_Msk
 
#define CAN_F9R2_FB28_Msk   (0x1UL << CAN_F9R2_FB28_Pos)
 
#define CAN_F9R2_FB28   CAN_F9R2_FB28_Msk
 
#define CAN_F9R2_FB29_Msk   (0x1UL << CAN_F9R2_FB29_Pos)
 
#define CAN_F9R2_FB29   CAN_F9R2_FB29_Msk
 
#define CAN_F9R2_FB30_Msk   (0x1UL << CAN_F9R2_FB30_Pos)
 
#define CAN_F9R2_FB30   CAN_F9R2_FB30_Msk
 
#define CAN_F9R2_FB31_Msk   (0x1UL << CAN_F9R2_FB31_Pos)
 
#define CAN_F9R2_FB31   CAN_F9R2_FB31_Msk
 
#define CAN_F10R2_FB0_Msk   (0x1UL << CAN_F10R2_FB0_Pos)
 
#define CAN_F10R2_FB0   CAN_F10R2_FB0_Msk
 
#define CAN_F10R2_FB1_Msk   (0x1UL << CAN_F10R2_FB1_Pos)
 
#define CAN_F10R2_FB1   CAN_F10R2_FB1_Msk
 
#define CAN_F10R2_FB2_Msk   (0x1UL << CAN_F10R2_FB2_Pos)
 
#define CAN_F10R2_FB2   CAN_F10R2_FB2_Msk
 
#define CAN_F10R2_FB3_Msk   (0x1UL << CAN_F10R2_FB3_Pos)
 
#define CAN_F10R2_FB3   CAN_F10R2_FB3_Msk
 
#define CAN_F10R2_FB4_Msk   (0x1UL << CAN_F10R2_FB4_Pos)
 
#define CAN_F10R2_FB4   CAN_F10R2_FB4_Msk
 
#define CAN_F10R2_FB5_Msk   (0x1UL << CAN_F10R2_FB5_Pos)
 
#define CAN_F10R2_FB5   CAN_F10R2_FB5_Msk
 
#define CAN_F10R2_FB6_Msk   (0x1UL << CAN_F10R2_FB6_Pos)
 
#define CAN_F10R2_FB6   CAN_F10R2_FB6_Msk
 
#define CAN_F10R2_FB7_Msk   (0x1UL << CAN_F10R2_FB7_Pos)
 
#define CAN_F10R2_FB7   CAN_F10R2_FB7_Msk
 
#define CAN_F10R2_FB8_Msk   (0x1UL << CAN_F10R2_FB8_Pos)
 
#define CAN_F10R2_FB8   CAN_F10R2_FB8_Msk
 
#define CAN_F10R2_FB9_Msk   (0x1UL << CAN_F10R2_FB9_Pos)
 
#define CAN_F10R2_FB9   CAN_F10R2_FB9_Msk
 
#define CAN_F10R2_FB10_Msk   (0x1UL << CAN_F10R2_FB10_Pos)
 
#define CAN_F10R2_FB10   CAN_F10R2_FB10_Msk
 
#define CAN_F10R2_FB11_Msk   (0x1UL << CAN_F10R2_FB11_Pos)
 
#define CAN_F10R2_FB11   CAN_F10R2_FB11_Msk
 
#define CAN_F10R2_FB12_Msk   (0x1UL << CAN_F10R2_FB12_Pos)
 
#define CAN_F10R2_FB12   CAN_F10R2_FB12_Msk
 
#define CAN_F10R2_FB13_Msk   (0x1UL << CAN_F10R2_FB13_Pos)
 
#define CAN_F10R2_FB13   CAN_F10R2_FB13_Msk
 
#define CAN_F10R2_FB14_Msk   (0x1UL << CAN_F10R2_FB14_Pos)
 
#define CAN_F10R2_FB14   CAN_F10R2_FB14_Msk
 
#define CAN_F10R2_FB15_Msk   (0x1UL << CAN_F10R2_FB15_Pos)
 
#define CAN_F10R2_FB15   CAN_F10R2_FB15_Msk
 
#define CAN_F10R2_FB16_Msk   (0x1UL << CAN_F10R2_FB16_Pos)
 
#define CAN_F10R2_FB16   CAN_F10R2_FB16_Msk
 
#define CAN_F10R2_FB17_Msk   (0x1UL << CAN_F10R2_FB17_Pos)
 
#define CAN_F10R2_FB17   CAN_F10R2_FB17_Msk
 
#define CAN_F10R2_FB18_Msk   (0x1UL << CAN_F10R2_FB18_Pos)
 
#define CAN_F10R2_FB18   CAN_F10R2_FB18_Msk
 
#define CAN_F10R2_FB19_Msk   (0x1UL << CAN_F10R2_FB19_Pos)
 
#define CAN_F10R2_FB19   CAN_F10R2_FB19_Msk
 
#define CAN_F10R2_FB20_Msk   (0x1UL << CAN_F10R2_FB20_Pos)
 
#define CAN_F10R2_FB20   CAN_F10R2_FB20_Msk
 
#define CAN_F10R2_FB21_Msk   (0x1UL << CAN_F10R2_FB21_Pos)
 
#define CAN_F10R2_FB21   CAN_F10R2_FB21_Msk
 
#define CAN_F10R2_FB22_Msk   (0x1UL << CAN_F10R2_FB22_Pos)
 
#define CAN_F10R2_FB22   CAN_F10R2_FB22_Msk
 
#define CAN_F10R2_FB23_Msk   (0x1UL << CAN_F10R2_FB23_Pos)
 
#define CAN_F10R2_FB23   CAN_F10R2_FB23_Msk
 
#define CAN_F10R2_FB24_Msk   (0x1UL << CAN_F10R2_FB24_Pos)
 
#define CAN_F10R2_FB24   CAN_F10R2_FB24_Msk
 
#define CAN_F10R2_FB25_Msk   (0x1UL << CAN_F10R2_FB25_Pos)
 
#define CAN_F10R2_FB25   CAN_F10R2_FB25_Msk
 
#define CAN_F10R2_FB26_Msk   (0x1UL << CAN_F10R2_FB26_Pos)
 
#define CAN_F10R2_FB26   CAN_F10R2_FB26_Msk
 
#define CAN_F10R2_FB27_Msk   (0x1UL << CAN_F10R2_FB27_Pos)
 
#define CAN_F10R2_FB27   CAN_F10R2_FB27_Msk
 
#define CAN_F10R2_FB28_Msk   (0x1UL << CAN_F10R2_FB28_Pos)
 
#define CAN_F10R2_FB28   CAN_F10R2_FB28_Msk
 
#define CAN_F10R2_FB29_Msk   (0x1UL << CAN_F10R2_FB29_Pos)
 
#define CAN_F10R2_FB29   CAN_F10R2_FB29_Msk
 
#define CAN_F10R2_FB30_Msk   (0x1UL << CAN_F10R2_FB30_Pos)
 
#define CAN_F10R2_FB30   CAN_F10R2_FB30_Msk
 
#define CAN_F10R2_FB31_Msk   (0x1UL << CAN_F10R2_FB31_Pos)
 
#define CAN_F10R2_FB31   CAN_F10R2_FB31_Msk
 
#define CAN_F11R2_FB0_Msk   (0x1UL << CAN_F11R2_FB0_Pos)
 
#define CAN_F11R2_FB0   CAN_F11R2_FB0_Msk
 
#define CAN_F11R2_FB1_Msk   (0x1UL << CAN_F11R2_FB1_Pos)
 
#define CAN_F11R2_FB1   CAN_F11R2_FB1_Msk
 
#define CAN_F11R2_FB2_Msk   (0x1UL << CAN_F11R2_FB2_Pos)
 
#define CAN_F11R2_FB2   CAN_F11R2_FB2_Msk
 
#define CAN_F11R2_FB3_Msk   (0x1UL << CAN_F11R2_FB3_Pos)
 
#define CAN_F11R2_FB3   CAN_F11R2_FB3_Msk
 
#define CAN_F11R2_FB4_Msk   (0x1UL << CAN_F11R2_FB4_Pos)
 
#define CAN_F11R2_FB4   CAN_F11R2_FB4_Msk
 
#define CAN_F11R2_FB5_Msk   (0x1UL << CAN_F11R2_FB5_Pos)
 
#define CAN_F11R2_FB5   CAN_F11R2_FB5_Msk
 
#define CAN_F11R2_FB6_Msk   (0x1UL << CAN_F11R2_FB6_Pos)
 
#define CAN_F11R2_FB6   CAN_F11R2_FB6_Msk
 
#define CAN_F11R2_FB7_Msk   (0x1UL << CAN_F11R2_FB7_Pos)
 
#define CAN_F11R2_FB7   CAN_F11R2_FB7_Msk
 
#define CAN_F11R2_FB8_Msk   (0x1UL << CAN_F11R2_FB8_Pos)
 
#define CAN_F11R2_FB8   CAN_F11R2_FB8_Msk
 
#define CAN_F11R2_FB9_Msk   (0x1UL << CAN_F11R2_FB9_Pos)
 
#define CAN_F11R2_FB9   CAN_F11R2_FB9_Msk
 
#define CAN_F11R2_FB10_Msk   (0x1UL << CAN_F11R2_FB10_Pos)
 
#define CAN_F11R2_FB10   CAN_F11R2_FB10_Msk
 
#define CAN_F11R2_FB11_Msk   (0x1UL << CAN_F11R2_FB11_Pos)
 
#define CAN_F11R2_FB11   CAN_F11R2_FB11_Msk
 
#define CAN_F11R2_FB12_Msk   (0x1UL << CAN_F11R2_FB12_Pos)
 
#define CAN_F11R2_FB12   CAN_F11R2_FB12_Msk
 
#define CAN_F11R2_FB13_Msk   (0x1UL << CAN_F11R2_FB13_Pos)
 
#define CAN_F11R2_FB13   CAN_F11R2_FB13_Msk
 
#define CAN_F11R2_FB14_Msk   (0x1UL << CAN_F11R2_FB14_Pos)
 
#define CAN_F11R2_FB14   CAN_F11R2_FB14_Msk
 
#define CAN_F11R2_FB15_Msk   (0x1UL << CAN_F11R2_FB15_Pos)
 
#define CAN_F11R2_FB15   CAN_F11R2_FB15_Msk
 
#define CAN_F11R2_FB16_Msk   (0x1UL << CAN_F11R2_FB16_Pos)
 
#define CAN_F11R2_FB16   CAN_F11R2_FB16_Msk
 
#define CAN_F11R2_FB17_Msk   (0x1UL << CAN_F11R2_FB17_Pos)
 
#define CAN_F11R2_FB17   CAN_F11R2_FB17_Msk
 
#define CAN_F11R2_FB18_Msk   (0x1UL << CAN_F11R2_FB18_Pos)
 
#define CAN_F11R2_FB18   CAN_F11R2_FB18_Msk
 
#define CAN_F11R2_FB19_Msk   (0x1UL << CAN_F11R2_FB19_Pos)
 
#define CAN_F11R2_FB19   CAN_F11R2_FB19_Msk
 
#define CAN_F11R2_FB20_Msk   (0x1UL << CAN_F11R2_FB20_Pos)
 
#define CAN_F11R2_FB20   CAN_F11R2_FB20_Msk
 
#define CAN_F11R2_FB21_Msk   (0x1UL << CAN_F11R2_FB21_Pos)
 
#define CAN_F11R2_FB21   CAN_F11R2_FB21_Msk
 
#define CAN_F11R2_FB22_Msk   (0x1UL << CAN_F11R2_FB22_Pos)
 
#define CAN_F11R2_FB22   CAN_F11R2_FB22_Msk
 
#define CAN_F11R2_FB23_Msk   (0x1UL << CAN_F11R2_FB23_Pos)
 
#define CAN_F11R2_FB23   CAN_F11R2_FB23_Msk
 
#define CAN_F11R2_FB24_Msk   (0x1UL << CAN_F11R2_FB24_Pos)
 
#define CAN_F11R2_FB24   CAN_F11R2_FB24_Msk
 
#define CAN_F11R2_FB25_Msk   (0x1UL << CAN_F11R2_FB25_Pos)
 
#define CAN_F11R2_FB25   CAN_F11R2_FB25_Msk
 
#define CAN_F11R2_FB26_Msk   (0x1UL << CAN_F11R2_FB26_Pos)
 
#define CAN_F11R2_FB26   CAN_F11R2_FB26_Msk
 
#define CAN_F11R2_FB27_Msk   (0x1UL << CAN_F11R2_FB27_Pos)
 
#define CAN_F11R2_FB27   CAN_F11R2_FB27_Msk
 
#define CAN_F11R2_FB28_Msk   (0x1UL << CAN_F11R2_FB28_Pos)
 
#define CAN_F11R2_FB28   CAN_F11R2_FB28_Msk
 
#define CAN_F11R2_FB29_Msk   (0x1UL << CAN_F11R2_FB29_Pos)
 
#define CAN_F11R2_FB29   CAN_F11R2_FB29_Msk
 
#define CAN_F11R2_FB30_Msk   (0x1UL << CAN_F11R2_FB30_Pos)
 
#define CAN_F11R2_FB30   CAN_F11R2_FB30_Msk
 
#define CAN_F11R2_FB31_Msk   (0x1UL << CAN_F11R2_FB31_Pos)
 
#define CAN_F11R2_FB31   CAN_F11R2_FB31_Msk
 
#define CAN_F12R2_FB0_Msk   (0x1UL << CAN_F12R2_FB0_Pos)
 
#define CAN_F12R2_FB0   CAN_F12R2_FB0_Msk
 
#define CAN_F12R2_FB1_Msk   (0x1UL << CAN_F12R2_FB1_Pos)
 
#define CAN_F12R2_FB1   CAN_F12R2_FB1_Msk
 
#define CAN_F12R2_FB2_Msk   (0x1UL << CAN_F12R2_FB2_Pos)
 
#define CAN_F12R2_FB2   CAN_F12R2_FB2_Msk
 
#define CAN_F12R2_FB3_Msk   (0x1UL << CAN_F12R2_FB3_Pos)
 
#define CAN_F12R2_FB3   CAN_F12R2_FB3_Msk
 
#define CAN_F12R2_FB4_Msk   (0x1UL << CAN_F12R2_FB4_Pos)
 
#define CAN_F12R2_FB4   CAN_F12R2_FB4_Msk
 
#define CAN_F12R2_FB5_Msk   (0x1UL << CAN_F12R2_FB5_Pos)
 
#define CAN_F12R2_FB5   CAN_F12R2_FB5_Msk
 
#define CAN_F12R2_FB6_Msk   (0x1UL << CAN_F12R2_FB6_Pos)
 
#define CAN_F12R2_FB6   CAN_F12R2_FB6_Msk
 
#define CAN_F12R2_FB7_Msk   (0x1UL << CAN_F12R2_FB7_Pos)
 
#define CAN_F12R2_FB7   CAN_F12R2_FB7_Msk
 
#define CAN_F12R2_FB8_Msk   (0x1UL << CAN_F12R2_FB8_Pos)
 
#define CAN_F12R2_FB8   CAN_F12R2_FB8_Msk
 
#define CAN_F12R2_FB9_Msk   (0x1UL << CAN_F12R2_FB9_Pos)
 
#define CAN_F12R2_FB9   CAN_F12R2_FB9_Msk
 
#define CAN_F12R2_FB10_Msk   (0x1UL << CAN_F12R2_FB10_Pos)
 
#define CAN_F12R2_FB10   CAN_F12R2_FB10_Msk
 
#define CAN_F12R2_FB11_Msk   (0x1UL << CAN_F12R2_FB11_Pos)
 
#define CAN_F12R2_FB11   CAN_F12R2_FB11_Msk
 
#define CAN_F12R2_FB12_Msk   (0x1UL << CAN_F12R2_FB12_Pos)
 
#define CAN_F12R2_FB12   CAN_F12R2_FB12_Msk
 
#define CAN_F12R2_FB13_Msk   (0x1UL << CAN_F12R2_FB13_Pos)
 
#define CAN_F12R2_FB13   CAN_F12R2_FB13_Msk
 
#define CAN_F12R2_FB14_Msk   (0x1UL << CAN_F12R2_FB14_Pos)
 
#define CAN_F12R2_FB14   CAN_F12R2_FB14_Msk
 
#define CAN_F12R2_FB15_Msk   (0x1UL << CAN_F12R2_FB15_Pos)
 
#define CAN_F12R2_FB15   CAN_F12R2_FB15_Msk
 
#define CAN_F12R2_FB16_Msk   (0x1UL << CAN_F12R2_FB16_Pos)
 
#define CAN_F12R2_FB16   CAN_F12R2_FB16_Msk
 
#define CAN_F12R2_FB17_Msk   (0x1UL << CAN_F12R2_FB17_Pos)
 
#define CAN_F12R2_FB17   CAN_F12R2_FB17_Msk
 
#define CAN_F12R2_FB18_Msk   (0x1UL << CAN_F12R2_FB18_Pos)
 
#define CAN_F12R2_FB18   CAN_F12R2_FB18_Msk
 
#define CAN_F12R2_FB19_Msk   (0x1UL << CAN_F12R2_FB19_Pos)
 
#define CAN_F12R2_FB19   CAN_F12R2_FB19_Msk
 
#define CAN_F12R2_FB20_Msk   (0x1UL << CAN_F12R2_FB20_Pos)
 
#define CAN_F12R2_FB20   CAN_F12R2_FB20_Msk
 
#define CAN_F12R2_FB21_Msk   (0x1UL << CAN_F12R2_FB21_Pos)
 
#define CAN_F12R2_FB21   CAN_F12R2_FB21_Msk
 
#define CAN_F12R2_FB22_Msk   (0x1UL << CAN_F12R2_FB22_Pos)
 
#define CAN_F12R2_FB22   CAN_F12R2_FB22_Msk
 
#define CAN_F12R2_FB23_Msk   (0x1UL << CAN_F12R2_FB23_Pos)
 
#define CAN_F12R2_FB23   CAN_F12R2_FB23_Msk
 
#define CAN_F12R2_FB24_Msk   (0x1UL << CAN_F12R2_FB24_Pos)
 
#define CAN_F12R2_FB24   CAN_F12R2_FB24_Msk
 
#define CAN_F12R2_FB25_Msk   (0x1UL << CAN_F12R2_FB25_Pos)
 
#define CAN_F12R2_FB25   CAN_F12R2_FB25_Msk
 
#define CAN_F12R2_FB26_Msk   (0x1UL << CAN_F12R2_FB26_Pos)
 
#define CAN_F12R2_FB26   CAN_F12R2_FB26_Msk
 
#define CAN_F12R2_FB27_Msk   (0x1UL << CAN_F12R2_FB27_Pos)
 
#define CAN_F12R2_FB27   CAN_F12R2_FB27_Msk
 
#define CAN_F12R2_FB28_Msk   (0x1UL << CAN_F12R2_FB28_Pos)
 
#define CAN_F12R2_FB28   CAN_F12R2_FB28_Msk
 
#define CAN_F12R2_FB29_Msk   (0x1UL << CAN_F12R2_FB29_Pos)
 
#define CAN_F12R2_FB29   CAN_F12R2_FB29_Msk
 
#define CAN_F12R2_FB30_Msk   (0x1UL << CAN_F12R2_FB30_Pos)
 
#define CAN_F12R2_FB30   CAN_F12R2_FB30_Msk
 
#define CAN_F12R2_FB31_Msk   (0x1UL << CAN_F12R2_FB31_Pos)
 
#define CAN_F12R2_FB31   CAN_F12R2_FB31_Msk
 
#define CAN_F13R2_FB0_Msk   (0x1UL << CAN_F13R2_FB0_Pos)
 
#define CAN_F13R2_FB0   CAN_F13R2_FB0_Msk
 
#define CAN_F13R2_FB1_Msk   (0x1UL << CAN_F13R2_FB1_Pos)
 
#define CAN_F13R2_FB1   CAN_F13R2_FB1_Msk
 
#define CAN_F13R2_FB2_Msk   (0x1UL << CAN_F13R2_FB2_Pos)
 
#define CAN_F13R2_FB2   CAN_F13R2_FB2_Msk
 
#define CAN_F13R2_FB3_Msk   (0x1UL << CAN_F13R2_FB3_Pos)
 
#define CAN_F13R2_FB3   CAN_F13R2_FB3_Msk
 
#define CAN_F13R2_FB4_Msk   (0x1UL << CAN_F13R2_FB4_Pos)
 
#define CAN_F13R2_FB4   CAN_F13R2_FB4_Msk
 
#define CAN_F13R2_FB5_Msk   (0x1UL << CAN_F13R2_FB5_Pos)
 
#define CAN_F13R2_FB5   CAN_F13R2_FB5_Msk
 
#define CAN_F13R2_FB6_Msk   (0x1UL << CAN_F13R2_FB6_Pos)
 
#define CAN_F13R2_FB6   CAN_F13R2_FB6_Msk
 
#define CAN_F13R2_FB7_Msk   (0x1UL << CAN_F13R2_FB7_Pos)
 
#define CAN_F13R2_FB7   CAN_F13R2_FB7_Msk
 
#define CAN_F13R2_FB8_Msk   (0x1UL << CAN_F13R2_FB8_Pos)
 
#define CAN_F13R2_FB8   CAN_F13R2_FB8_Msk
 
#define CAN_F13R2_FB9_Msk   (0x1UL << CAN_F13R2_FB9_Pos)
 
#define CAN_F13R2_FB9   CAN_F13R2_FB9_Msk
 
#define CAN_F13R2_FB10_Msk   (0x1UL << CAN_F13R2_FB10_Pos)
 
#define CAN_F13R2_FB10   CAN_F13R2_FB10_Msk
 
#define CAN_F13R2_FB11_Msk   (0x1UL << CAN_F13R2_FB11_Pos)
 
#define CAN_F13R2_FB11   CAN_F13R2_FB11_Msk
 
#define CAN_F13R2_FB12_Msk   (0x1UL << CAN_F13R2_FB12_Pos)
 
#define CAN_F13R2_FB12   CAN_F13R2_FB12_Msk
 
#define CAN_F13R2_FB13_Msk   (0x1UL << CAN_F13R2_FB13_Pos)
 
#define CAN_F13R2_FB13   CAN_F13R2_FB13_Msk
 
#define CAN_F13R2_FB14_Msk   (0x1UL << CAN_F13R2_FB14_Pos)
 
#define CAN_F13R2_FB14   CAN_F13R2_FB14_Msk
 
#define CAN_F13R2_FB15_Msk   (0x1UL << CAN_F13R2_FB15_Pos)
 
#define CAN_F13R2_FB15   CAN_F13R2_FB15_Msk
 
#define CAN_F13R2_FB16_Msk   (0x1UL << CAN_F13R2_FB16_Pos)
 
#define CAN_F13R2_FB16   CAN_F13R2_FB16_Msk
 
#define CAN_F13R2_FB17_Msk   (0x1UL << CAN_F13R2_FB17_Pos)
 
#define CAN_F13R2_FB17   CAN_F13R2_FB17_Msk
 
#define CAN_F13R2_FB18_Msk   (0x1UL << CAN_F13R2_FB18_Pos)
 
#define CAN_F13R2_FB18   CAN_F13R2_FB18_Msk
 
#define CAN_F13R2_FB19_Msk   (0x1UL << CAN_F13R2_FB19_Pos)
 
#define CAN_F13R2_FB19   CAN_F13R2_FB19_Msk
 
#define CAN_F13R2_FB20_Msk   (0x1UL << CAN_F13R2_FB20_Pos)
 
#define CAN_F13R2_FB20   CAN_F13R2_FB20_Msk
 
#define CAN_F13R2_FB21_Msk   (0x1UL << CAN_F13R2_FB21_Pos)
 
#define CAN_F13R2_FB21   CAN_F13R2_FB21_Msk
 
#define CAN_F13R2_FB22_Msk   (0x1UL << CAN_F13R2_FB22_Pos)
 
#define CAN_F13R2_FB22   CAN_F13R2_FB22_Msk
 
#define CAN_F13R2_FB23_Msk   (0x1UL << CAN_F13R2_FB23_Pos)
 
#define CAN_F13R2_FB23   CAN_F13R2_FB23_Msk
 
#define CAN_F13R2_FB24_Msk   (0x1UL << CAN_F13R2_FB24_Pos)
 
#define CAN_F13R2_FB24   CAN_F13R2_FB24_Msk
 
#define CAN_F13R2_FB25_Msk   (0x1UL << CAN_F13R2_FB25_Pos)
 
#define CAN_F13R2_FB25   CAN_F13R2_FB25_Msk
 
#define CAN_F13R2_FB26_Msk   (0x1UL << CAN_F13R2_FB26_Pos)
 
#define CAN_F13R2_FB26   CAN_F13R2_FB26_Msk
 
#define CAN_F13R2_FB27_Msk   (0x1UL << CAN_F13R2_FB27_Pos)
 
#define CAN_F13R2_FB27   CAN_F13R2_FB27_Msk
 
#define CAN_F13R2_FB28_Msk   (0x1UL << CAN_F13R2_FB28_Pos)
 
#define CAN_F13R2_FB28   CAN_F13R2_FB28_Msk
 
#define CAN_F13R2_FB29_Msk   (0x1UL << CAN_F13R2_FB29_Pos)
 
#define CAN_F13R2_FB29   CAN_F13R2_FB29_Msk
 
#define CAN_F13R2_FB30_Msk   (0x1UL << CAN_F13R2_FB30_Pos)
 
#define CAN_F13R2_FB30   CAN_F13R2_FB30_Msk
 
#define CAN_F13R2_FB31_Msk   (0x1UL << CAN_F13R2_FB31_Pos)
 
#define CAN_F13R2_FB31   CAN_F13R2_FB31_Msk
 
#define CEC_CR_CECEN_Msk   (0x1UL << CEC_CR_CECEN_Pos)
 
#define CEC_CR_CECEN   CEC_CR_CECEN_Msk
 
#define CEC_CR_TXSOM_Msk   (0x1UL << CEC_CR_TXSOM_Pos)
 
#define CEC_CR_TXSOM   CEC_CR_TXSOM_Msk
 
#define CEC_CR_TXEOM_Msk   (0x1UL << CEC_CR_TXEOM_Pos)
 
#define CEC_CR_TXEOM   CEC_CR_TXEOM_Msk
 
#define CEC_CFGR_SFT_Msk   (0x7UL << CEC_CFGR_SFT_Pos)
 
#define CEC_CFGR_SFT   CEC_CFGR_SFT_Msk
 
#define CEC_CFGR_RXTOL_Msk   (0x1UL << CEC_CFGR_RXTOL_Pos)
 
#define CEC_CFGR_RXTOL   CEC_CFGR_RXTOL_Msk
 
#define CEC_CFGR_BRESTP_Msk   (0x1UL << CEC_CFGR_BRESTP_Pos)
 
#define CEC_CFGR_BRESTP   CEC_CFGR_BRESTP_Msk
 
#define CEC_CFGR_BREGEN_Msk   (0x1UL << CEC_CFGR_BREGEN_Pos)
 
#define CEC_CFGR_BREGEN   CEC_CFGR_BREGEN_Msk
 
#define CEC_CFGR_LBPEGEN_Msk   (0x1UL << CEC_CFGR_LBPEGEN_Pos)
 
#define CEC_CFGR_LBPEGEN   CEC_CFGR_LBPEGEN_Msk
 
#define CEC_CFGR_BRDNOGEN_Msk   (0x1UL << CEC_CFGR_BRDNOGEN_Pos)
 
#define CEC_CFGR_BRDNOGEN   CEC_CFGR_BRDNOGEN_Msk
 
#define CEC_CFGR_SFTOPT_Msk   (0x1UL << CEC_CFGR_SFTOPT_Pos)
 
#define CEC_CFGR_SFTOPT   CEC_CFGR_SFTOPT_Msk
 
#define CEC_CFGR_OAR_Msk   (0x7FFFUL << CEC_CFGR_OAR_Pos)
 
#define CEC_CFGR_OAR   CEC_CFGR_OAR_Msk
 
#define CEC_CFGR_LSTN_Msk   (0x1UL << CEC_CFGR_LSTN_Pos)
 
#define CEC_CFGR_LSTN   CEC_CFGR_LSTN_Msk
 
#define CEC_TXDR_TXD_Msk   (0xFFUL << CEC_TXDR_TXD_Pos)
 
#define CEC_TXDR_TXD   CEC_TXDR_TXD_Msk
 
#define CEC_RXDR_RXD_Msk   (0xFFU << CEC_RXDR_RXD_Pos)
 
#define CEC_RXDR_RXD   CEC_RXDR_RXD_Msk
 
#define CEC_ISR_RXBR_Msk   (0x1UL << CEC_ISR_RXBR_Pos)
 
#define CEC_ISR_RXBR   CEC_ISR_RXBR_Msk
 
#define CEC_ISR_RXEND_Msk   (0x1UL << CEC_ISR_RXEND_Pos)
 
#define CEC_ISR_RXEND   CEC_ISR_RXEND_Msk
 
#define CEC_ISR_RXOVR_Msk   (0x1UL << CEC_ISR_RXOVR_Pos)
 
#define CEC_ISR_RXOVR   CEC_ISR_RXOVR_Msk
 
#define CEC_ISR_BRE_Msk   (0x1UL << CEC_ISR_BRE_Pos)
 
#define CEC_ISR_BRE   CEC_ISR_BRE_Msk
 
#define CEC_ISR_SBPE_Msk   (0x1UL << CEC_ISR_SBPE_Pos)
 
#define CEC_ISR_SBPE   CEC_ISR_SBPE_Msk
 
#define CEC_ISR_LBPE_Msk   (0x1UL << CEC_ISR_LBPE_Pos)
 
#define CEC_ISR_LBPE   CEC_ISR_LBPE_Msk
 
#define CEC_ISR_RXACKE_Msk   (0x1UL << CEC_ISR_RXACKE_Pos)
 
#define CEC_ISR_RXACKE   CEC_ISR_RXACKE_Msk
 
#define CEC_ISR_ARBLST_Msk   (0x1UL << CEC_ISR_ARBLST_Pos)
 
#define CEC_ISR_ARBLST   CEC_ISR_ARBLST_Msk
 
#define CEC_ISR_TXBR_Msk   (0x1UL << CEC_ISR_TXBR_Pos)
 
#define CEC_ISR_TXBR   CEC_ISR_TXBR_Msk
 
#define CEC_ISR_TXEND_Msk   (0x1UL << CEC_ISR_TXEND_Pos)
 
#define CEC_ISR_TXEND   CEC_ISR_TXEND_Msk
 
#define CEC_ISR_TXUDR_Msk   (0x1UL << CEC_ISR_TXUDR_Pos)
 
#define CEC_ISR_TXUDR   CEC_ISR_TXUDR_Msk
 
#define CEC_ISR_TXERR_Msk   (0x1UL << CEC_ISR_TXERR_Pos)
 
#define CEC_ISR_TXERR   CEC_ISR_TXERR_Msk
 
#define CEC_ISR_TXACKE_Msk   (0x1UL << CEC_ISR_TXACKE_Pos)
 
#define CEC_ISR_TXACKE   CEC_ISR_TXACKE_Msk
 
#define CEC_IER_RXBRIE_Msk   (0x1UL << CEC_IER_RXBRIE_Pos)
 
#define CEC_IER_RXBRIE   CEC_IER_RXBRIE_Msk
 
#define CEC_IER_RXENDIE_Msk   (0x1UL << CEC_IER_RXENDIE_Pos)
 
#define CEC_IER_RXENDIE   CEC_IER_RXENDIE_Msk
 
#define CEC_IER_RXOVRIE_Msk   (0x1UL << CEC_IER_RXOVRIE_Pos)
 
#define CEC_IER_RXOVRIE   CEC_IER_RXOVRIE_Msk
 
#define CEC_IER_BREIE_Msk   (0x1UL << CEC_IER_BREIE_Pos)
 
#define CEC_IER_BREIE   CEC_IER_BREIE_Msk
 
#define CEC_IER_SBPEIE_Msk   (0x1UL << CEC_IER_SBPEIE_Pos)
 
#define CEC_IER_SBPEIE   CEC_IER_SBPEIE_Msk
 
#define CEC_IER_LBPEIE_Msk   (0x1UL << CEC_IER_LBPEIE_Pos)
 
#define CEC_IER_LBPEIE   CEC_IER_LBPEIE_Msk
 
#define CEC_IER_RXACKEIE_Msk   (0x1UL << CEC_IER_RXACKEIE_Pos)
 
#define CEC_IER_RXACKEIE   CEC_IER_RXACKEIE_Msk
 
#define CEC_IER_ARBLSTIE_Msk   (0x1UL << CEC_IER_ARBLSTIE_Pos)
 
#define CEC_IER_ARBLSTIE   CEC_IER_ARBLSTIE_Msk
 
#define CEC_IER_TXBRIE_Msk   (0x1UL << CEC_IER_TXBRIE_Pos)
 
#define CEC_IER_TXBRIE   CEC_IER_TXBRIE_Msk
 
#define CEC_IER_TXENDIE_Msk   (0x1UL << CEC_IER_TXENDIE_Pos)
 
#define CEC_IER_TXENDIE   CEC_IER_TXENDIE_Msk
 
#define CEC_IER_TXUDRIE_Msk   (0x1UL << CEC_IER_TXUDRIE_Pos)
 
#define CEC_IER_TXUDRIE   CEC_IER_TXUDRIE_Msk
 
#define CEC_IER_TXERRIE_Msk   (0x1UL << CEC_IER_TXERRIE_Pos)
 
#define CEC_IER_TXERRIE   CEC_IER_TXERRIE_Msk
 
#define CEC_IER_TXACKEIE_Msk   (0x1UL << CEC_IER_TXACKEIE_Pos)
 
#define CEC_IER_TXACKEIE   CEC_IER_TXACKEIE_Msk
 
#define CRC_DR_DR_Msk   (0xFFFFFFFFUL << CRC_DR_DR_Pos)
 
#define CRC_DR_DR   CRC_DR_DR_Msk
 
#define CRC_IDR_IDR_Msk   (0xFFUL << CRC_IDR_IDR_Pos)
 
#define CRC_IDR_IDR   CRC_IDR_IDR_Msk
 
#define CRC_CR_RESET_Msk   (0x1UL << CRC_CR_RESET_Pos)
 
#define CRC_CR_RESET   CRC_CR_RESET_Msk
 
#define CRC_CR_POLYSIZE_Msk   (0x3UL << CRC_CR_POLYSIZE_Pos)
 
#define CRC_CR_POLYSIZE   CRC_CR_POLYSIZE_Msk
 
#define CRC_CR_POLYSIZE_0   (0x1UL << CRC_CR_POLYSIZE_Pos)
 
#define CRC_CR_POLYSIZE_1   (0x2UL << CRC_CR_POLYSIZE_Pos)
 
#define CRC_CR_REV_IN_Msk   (0x3UL << CRC_CR_REV_IN_Pos)
 
#define CRC_CR_REV_IN   CRC_CR_REV_IN_Msk
 
#define CRC_CR_REV_IN_0   (0x1UL << CRC_CR_REV_IN_Pos)
 
#define CRC_CR_REV_IN_1   (0x2UL << CRC_CR_REV_IN_Pos)
 
#define CRC_CR_REV_OUT_Msk   (0x1UL << CRC_CR_REV_OUT_Pos)
 
#define CRC_CR_REV_OUT   CRC_CR_REV_OUT_Msk
 
#define CRC_INIT_INIT_Msk   (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)
 
#define CRC_INIT_INIT   CRC_INIT_INIT_Msk
 
#define CRC_POL_POL_Msk   (0xFFFFFFFFUL << CRC_POL_POL_Pos)
 
#define CRC_POL_POL   CRC_POL_POL_Msk
 
#define DAC_CR_EN1_Msk   (0x1UL << DAC_CR_EN1_Pos)
 
#define DAC_CR_EN1   DAC_CR_EN1_Msk
 
#define DAC_CR_BOFF1_Msk   (0x1UL << DAC_CR_BOFF1_Pos)
 
#define DAC_CR_BOFF1   DAC_CR_BOFF1_Msk
 
#define DAC_CR_TEN1_Msk   (0x1UL << DAC_CR_TEN1_Pos)
 
#define DAC_CR_TEN1   DAC_CR_TEN1_Msk
 
#define DAC_CR_TSEL1_Msk   (0x7UL << DAC_CR_TSEL1_Pos)
 
#define DAC_CR_TSEL1   DAC_CR_TSEL1_Msk
 
#define DAC_CR_TSEL1_0   (0x1UL << DAC_CR_TSEL1_Pos)
 
#define DAC_CR_TSEL1_1   (0x2UL << DAC_CR_TSEL1_Pos)
 
#define DAC_CR_TSEL1_2   (0x4UL << DAC_CR_TSEL1_Pos)
 
#define DAC_CR_WAVE1_Msk   (0x3UL << DAC_CR_WAVE1_Pos)
 
#define DAC_CR_WAVE1   DAC_CR_WAVE1_Msk
 
#define DAC_CR_WAVE1_0   (0x1UL << DAC_CR_WAVE1_Pos)
 
#define DAC_CR_WAVE1_1   (0x2UL << DAC_CR_WAVE1_Pos)
 
#define DAC_CR_MAMP1_Msk   (0xFUL << DAC_CR_MAMP1_Pos)
 
#define DAC_CR_MAMP1   DAC_CR_MAMP1_Msk
 
#define DAC_CR_MAMP1_0   (0x1UL << DAC_CR_MAMP1_Pos)
 
#define DAC_CR_MAMP1_1   (0x2UL << DAC_CR_MAMP1_Pos)
 
#define DAC_CR_MAMP1_2   (0x4UL << DAC_CR_MAMP1_Pos)
 
#define DAC_CR_MAMP1_3   (0x8UL << DAC_CR_MAMP1_Pos)
 
#define DAC_CR_DMAEN1_Msk   (0x1UL << DAC_CR_DMAEN1_Pos)
 
#define DAC_CR_DMAEN1   DAC_CR_DMAEN1_Msk
 
#define DAC_CR_DMAUDRIE1_Msk   (0x1UL << DAC_CR_DMAUDRIE1_Pos)
 
#define DAC_CR_DMAUDRIE1   DAC_CR_DMAUDRIE1_Msk
 
#define DAC_CR_EN2_Msk   (0x1UL << DAC_CR_EN2_Pos)
 
#define DAC_CR_EN2   DAC_CR_EN2_Msk
 
#define DAC_CR_BOFF2_Msk   (0x1UL << DAC_CR_BOFF2_Pos)
 
#define DAC_CR_BOFF2   DAC_CR_BOFF2_Msk
 
#define DAC_CR_TEN2_Msk   (0x1UL << DAC_CR_TEN2_Pos)
 
#define DAC_CR_TEN2   DAC_CR_TEN2_Msk
 
#define DAC_CR_TSEL2_Msk   (0x7UL << DAC_CR_TSEL2_Pos)
 
#define DAC_CR_TSEL2   DAC_CR_TSEL2_Msk
 
#define DAC_CR_TSEL2_0   (0x1UL << DAC_CR_TSEL2_Pos)
 
#define DAC_CR_TSEL2_1   (0x2UL << DAC_CR_TSEL2_Pos)
 
#define DAC_CR_TSEL2_2   (0x4UL << DAC_CR_TSEL2_Pos)
 
#define DAC_CR_WAVE2_Msk   (0x3UL << DAC_CR_WAVE2_Pos)
 
#define DAC_CR_WAVE2   DAC_CR_WAVE2_Msk
 
#define DAC_CR_WAVE2_0   (0x1UL << DAC_CR_WAVE2_Pos)
 
#define DAC_CR_WAVE2_1   (0x2UL << DAC_CR_WAVE2_Pos)
 
#define DAC_CR_MAMP2_Msk   (0xFUL << DAC_CR_MAMP2_Pos)
 
#define DAC_CR_MAMP2   DAC_CR_MAMP2_Msk
 
#define DAC_CR_MAMP2_0   (0x1UL << DAC_CR_MAMP2_Pos)
 
#define DAC_CR_MAMP2_1   (0x2UL << DAC_CR_MAMP2_Pos)
 
#define DAC_CR_MAMP2_2   (0x4UL << DAC_CR_MAMP2_Pos)
 
#define DAC_CR_MAMP2_3   (0x8UL << DAC_CR_MAMP2_Pos)
 
#define DAC_CR_DMAEN2_Msk   (0x1UL << DAC_CR_DMAEN2_Pos)
 
#define DAC_CR_DMAEN2   DAC_CR_DMAEN2_Msk
 
#define DAC_CR_DMAUDRIE2_Msk   (0x1UL << DAC_CR_DMAUDRIE2_Pos)
 
#define DAC_CR_DMAUDRIE2   DAC_CR_DMAUDRIE2_Msk
 
#define DAC_SWTRIGR_SWTRIG1_Msk   (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)
 
#define DAC_SWTRIGR_SWTRIG1   DAC_SWTRIGR_SWTRIG1_Msk
 
#define DAC_SWTRIGR_SWTRIG2_Msk   (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)
 
#define DAC_SWTRIGR_SWTRIG2   DAC_SWTRIGR_SWTRIG2_Msk
 
#define DAC_DHR12R1_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)
 
#define DAC_DHR12R1_DACC1DHR   DAC_DHR12R1_DACC1DHR_Msk
 
#define DAC_DHR12L1_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)
 
#define DAC_DHR12L1_DACC1DHR   DAC_DHR12L1_DACC1DHR_Msk
 
#define DAC_DHR8R1_DACC1DHR_Msk   (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)
 
#define DAC_DHR8R1_DACC1DHR   DAC_DHR8R1_DACC1DHR_Msk
 
#define DAC_DHR12R2_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)
 
#define DAC_DHR12R2_DACC2DHR   DAC_DHR12R2_DACC2DHR_Msk
 
#define DAC_DHR12L2_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)
 
#define DAC_DHR12L2_DACC2DHR   DAC_DHR12L2_DACC2DHR_Msk
 
#define DAC_DHR8R2_DACC2DHR_Msk   (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)
 
#define DAC_DHR8R2_DACC2DHR   DAC_DHR8R2_DACC2DHR_Msk
 
#define DAC_DHR12RD_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)
 
#define DAC_DHR12RD_DACC1DHR   DAC_DHR12RD_DACC1DHR_Msk
 
#define DAC_DHR12RD_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)
 
#define DAC_DHR12RD_DACC2DHR   DAC_DHR12RD_DACC2DHR_Msk
 
#define DAC_DHR12LD_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)
 
#define DAC_DHR12LD_DACC1DHR   DAC_DHR12LD_DACC1DHR_Msk
 
#define DAC_DHR12LD_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)
 
#define DAC_DHR12LD_DACC2DHR   DAC_DHR12LD_DACC2DHR_Msk
 
#define DAC_DHR8RD_DACC1DHR_Msk   (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)
 
#define DAC_DHR8RD_DACC1DHR   DAC_DHR8RD_DACC1DHR_Msk
 
#define DAC_DHR8RD_DACC2DHR_Msk   (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)
 
#define DAC_DHR8RD_DACC2DHR   DAC_DHR8RD_DACC2DHR_Msk
 
#define DAC_DOR1_DACC1DOR_Msk   (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)
 
#define DAC_DOR1_DACC1DOR   DAC_DOR1_DACC1DOR_Msk
 
#define DAC_DOR2_DACC2DOR_Msk   (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)
 
#define DAC_DOR2_DACC2DOR   DAC_DOR2_DACC2DOR_Msk
 
#define DAC_SR_DMAUDR1_Msk   (0x1UL << DAC_SR_DMAUDR1_Pos)
 
#define DAC_SR_DMAUDR1   DAC_SR_DMAUDR1_Msk
 
#define DAC_SR_DMAUDR2_Msk   (0x1UL << DAC_SR_DMAUDR2_Pos)
 
#define DAC_SR_DMAUDR2   DAC_SR_DMAUDR2_Msk
 
#define DFSDM_CHCFGR1_DFSDMEN_Msk   (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)
 
#define DFSDM_CHCFGR1_DFSDMEN   DFSDM_CHCFGR1_DFSDMEN_Msk
 
#define DFSDM_CHCFGR1_CKOUTSRC_Msk   (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)
 
#define DFSDM_CHCFGR1_CKOUTSRC   DFSDM_CHCFGR1_CKOUTSRC_Msk
 
#define DFSDM_CHCFGR1_CKOUTDIV_Msk   (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)
 
#define DFSDM_CHCFGR1_CKOUTDIV   DFSDM_CHCFGR1_CKOUTDIV_Msk
 
#define DFSDM_CHCFGR1_DATPACK_Msk   (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)
 
#define DFSDM_CHCFGR1_DATPACK   DFSDM_CHCFGR1_DATPACK_Msk
 
#define DFSDM_CHCFGR1_DATPACK_1   (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)
 
#define DFSDM_CHCFGR1_DATPACK_0   (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)
 
#define DFSDM_CHCFGR1_DATMPX_Msk   (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)
 
#define DFSDM_CHCFGR1_DATMPX   DFSDM_CHCFGR1_DATMPX_Msk
 
#define DFSDM_CHCFGR1_DATMPX_1   (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)
 
#define DFSDM_CHCFGR1_DATMPX_0   (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)
 
#define DFSDM_CHCFGR1_CHINSEL_Msk   (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)
 
#define DFSDM_CHCFGR1_CHINSEL   DFSDM_CHCFGR1_CHINSEL_Msk
 
#define DFSDM_CHCFGR1_CHEN_Msk   (0x1UL << DFSDM_CHCFGR1_CHEN_Pos)
 
#define DFSDM_CHCFGR1_CHEN   DFSDM_CHCFGR1_CHEN_Msk
 
#define DFSDM_CHCFGR1_CKABEN_Msk   (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)
 
#define DFSDM_CHCFGR1_CKABEN   DFSDM_CHCFGR1_CKABEN_Msk
 
#define DFSDM_CHCFGR1_SCDEN_Msk   (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)
 
#define DFSDM_CHCFGR1_SCDEN   DFSDM_CHCFGR1_SCDEN_Msk
 
#define DFSDM_CHCFGR1_SPICKSEL_Msk   (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
 
#define DFSDM_CHCFGR1_SPICKSEL   DFSDM_CHCFGR1_SPICKSEL_Msk
 
#define DFSDM_CHCFGR1_SPICKSEL_1   (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
 
#define DFSDM_CHCFGR1_SPICKSEL_0   (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
 
#define DFSDM_CHCFGR1_SITP_Msk   (0x3UL << DFSDM_CHCFGR1_SITP_Pos)
 
#define DFSDM_CHCFGR1_SITP   DFSDM_CHCFGR1_SITP_Msk
 
#define DFSDM_CHCFGR1_SITP_1   (0x2UL << DFSDM_CHCFGR1_SITP_Pos)
 
#define DFSDM_CHCFGR1_SITP_0   (0x1UL << DFSDM_CHCFGR1_SITP_Pos)
 
#define DFSDM_CHCFGR2_OFFSET_Msk   (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)
 
#define DFSDM_CHCFGR2_OFFSET   DFSDM_CHCFGR2_OFFSET_Msk
 
#define DFSDM_CHCFGR2_DTRBS_Msk   (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)
 
#define DFSDM_CHCFGR2_DTRBS   DFSDM_CHCFGR2_DTRBS_Msk
 
#define DFSDM_CHAWSCDR_AWFORD_Msk   (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)
 
#define DFSDM_CHAWSCDR_AWFORD   DFSDM_CHAWSCDR_AWFORD_Msk
 
#define DFSDM_CHAWSCDR_AWFORD_1   (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)
 
#define DFSDM_CHAWSCDR_AWFORD_0   (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)
 
#define DFSDM_CHAWSCDR_AWFOSR_Msk   (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)
 
#define DFSDM_CHAWSCDR_AWFOSR   DFSDM_CHAWSCDR_AWFOSR_Msk
 
#define DFSDM_CHAWSCDR_BKSCD_Msk   (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)
 
#define DFSDM_CHAWSCDR_BKSCD   DFSDM_CHAWSCDR_BKSCD_Msk
 
#define DFSDM_CHAWSCDR_SCDT_Msk   (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)
 
#define DFSDM_CHAWSCDR_SCDT   DFSDM_CHAWSCDR_SCDT_Msk
 
#define DFSDM_CHWDATR_WDATA_Msk   (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)
 
#define DFSDM_CHWDATR_WDATA   DFSDM_CHWDATR_WDATA_Msk
 
#define DFSDM_CHDATINR_INDAT0_Msk   (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)
 
#define DFSDM_CHDATINR_INDAT0   DFSDM_CHDATINR_INDAT0_Msk
 
#define DFSDM_CHDATINR_INDAT1_Msk   (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)
 
#define DFSDM_CHDATINR_INDAT1   DFSDM_CHDATINR_INDAT1_Msk
 
#define DFSDM_FLTCR1_AWFSEL_Msk   (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)
 
#define DFSDM_FLTCR1_AWFSEL   DFSDM_FLTCR1_AWFSEL_Msk
 
#define DFSDM_FLTCR1_FAST_Msk   (0x1UL << DFSDM_FLTCR1_FAST_Pos)
 
#define DFSDM_FLTCR1_FAST   DFSDM_FLTCR1_FAST_Msk
 
#define DFSDM_FLTCR1_RCH_Msk   (0x7UL << DFSDM_FLTCR1_RCH_Pos)
 
#define DFSDM_FLTCR1_RCH   DFSDM_FLTCR1_RCH_Msk
 
#define DFSDM_FLTCR1_RDMAEN_Msk   (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)
 
#define DFSDM_FLTCR1_RDMAEN   DFSDM_FLTCR1_RDMAEN_Msk
 
#define DFSDM_FLTCR1_RSYNC_Msk   (0x1UL << DFSDM_FLTCR1_RSYNC_Pos)
 
#define DFSDM_FLTCR1_RSYNC   DFSDM_FLTCR1_RSYNC_Msk
 
#define DFSDM_FLTCR1_RCONT_Msk   (0x1UL << DFSDM_FLTCR1_RCONT_Pos)
 
#define DFSDM_FLTCR1_RCONT   DFSDM_FLTCR1_RCONT_Msk
 
#define DFSDM_FLTCR1_RSWSTART_Msk   (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)
 
#define DFSDM_FLTCR1_RSWSTART   DFSDM_FLTCR1_RSWSTART_Msk
 
#define DFSDM_FLTCR1_JEXTEN_Msk   (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)
 
#define DFSDM_FLTCR1_JEXTEN   DFSDM_FLTCR1_JEXTEN_Msk
 
#define DFSDM_FLTCR1_JEXTEN_1   (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)
 
#define DFSDM_FLTCR1_JEXTEN_0   (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)
 
#define DFSDM_FLTCR1_JEXTSEL_Msk   (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos)
 
#define DFSDM_FLTCR1_JEXTSEL   DFSDM_FLTCR1_JEXTSEL_Msk
 
#define DFSDM_FLTCR1_JEXTSEL_0   (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos)
 
#define DFSDM_FLTCR1_JEXTSEL_1   (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos)
 
#define DFSDM_FLTCR1_JEXTSEL_2   (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos)
 
#define DFSDM_FLTCR1_JEXTSEL_3   (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos)
 
#define DFSDM_FLTCR1_JEXTSEL_4   (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos)
 
#define DFSDM_FLTCR1_JDMAEN_Msk   (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)
 
#define DFSDM_FLTCR1_JDMAEN   DFSDM_FLTCR1_JDMAEN_Msk
 
#define DFSDM_FLTCR1_JSCAN_Msk   (0x1UL << DFSDM_FLTCR1_JSCAN_Pos)
 
#define DFSDM_FLTCR1_JSCAN   DFSDM_FLTCR1_JSCAN_Msk
 
#define DFSDM_FLTCR1_JSYNC_Msk   (0x1UL << DFSDM_FLTCR1_JSYNC_Pos)
 
#define DFSDM_FLTCR1_JSYNC   DFSDM_FLTCR1_JSYNC_Msk
 
#define DFSDM_FLTCR1_JSWSTART_Msk   (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)
 
#define DFSDM_FLTCR1_JSWSTART   DFSDM_FLTCR1_JSWSTART_Msk
 
#define DFSDM_FLTCR1_DFEN_Msk   (0x1UL << DFSDM_FLTCR1_DFEN_Pos)
 
#define DFSDM_FLTCR1_DFEN   DFSDM_FLTCR1_DFEN_Msk
 
#define DFSDM_FLTCR2_AWDCH_Msk   (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)
 
#define DFSDM_FLTCR2_AWDCH   DFSDM_FLTCR2_AWDCH_Msk
 
#define DFSDM_FLTCR2_EXCH_Msk   (0xFFUL << DFSDM_FLTCR2_EXCH_Pos)
 
#define DFSDM_FLTCR2_EXCH   DFSDM_FLTCR2_EXCH_Msk
 
#define DFSDM_FLTCR2_CKABIE_Msk   (0x1UL << DFSDM_FLTCR2_CKABIE_Pos)
 
#define DFSDM_FLTCR2_CKABIE   DFSDM_FLTCR2_CKABIE_Msk
 
#define DFSDM_FLTCR2_SCDIE_Msk   (0x1UL << DFSDM_FLTCR2_SCDIE_Pos)
 
#define DFSDM_FLTCR2_SCDIE   DFSDM_FLTCR2_SCDIE_Msk
 
#define DFSDM_FLTCR2_AWDIE_Msk   (0x1UL << DFSDM_FLTCR2_AWDIE_Pos)
 
#define DFSDM_FLTCR2_AWDIE   DFSDM_FLTCR2_AWDIE_Msk
 
#define DFSDM_FLTCR2_ROVRIE_Msk   (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)
 
#define DFSDM_FLTCR2_ROVRIE   DFSDM_FLTCR2_ROVRIE_Msk
 
#define DFSDM_FLTCR2_JOVRIE_Msk   (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)
 
#define DFSDM_FLTCR2_JOVRIE   DFSDM_FLTCR2_JOVRIE_Msk
 
#define DFSDM_FLTCR2_REOCIE_Msk   (0x1UL << DFSDM_FLTCR2_REOCIE_Pos)
 
#define DFSDM_FLTCR2_REOCIE   DFSDM_FLTCR2_REOCIE_Msk
 
#define DFSDM_FLTCR2_JEOCIE_Msk   (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)
 
#define DFSDM_FLTCR2_JEOCIE   DFSDM_FLTCR2_JEOCIE_Msk
 
#define DFSDM_FLTISR_SCDF_Msk   (0xFFUL << DFSDM_FLTISR_SCDF_Pos)
 
#define DFSDM_FLTISR_SCDF   DFSDM_FLTISR_SCDF_Msk
 
#define DFSDM_FLTISR_CKABF_Msk   (0xFFUL << DFSDM_FLTISR_CKABF_Pos)
 
#define DFSDM_FLTISR_CKABF   DFSDM_FLTISR_CKABF_Msk
 
#define DFSDM_FLTISR_RCIP_Msk   (0x1UL << DFSDM_FLTISR_RCIP_Pos)
 
#define DFSDM_FLTISR_RCIP   DFSDM_FLTISR_RCIP_Msk
 
#define DFSDM_FLTISR_JCIP_Msk   (0x1UL << DFSDM_FLTISR_JCIP_Pos)
 
#define DFSDM_FLTISR_JCIP   DFSDM_FLTISR_JCIP_Msk
 
#define DFSDM_FLTISR_AWDF_Msk   (0x1UL << DFSDM_FLTISR_AWDF_Pos)
 
#define DFSDM_FLTISR_AWDF   DFSDM_FLTISR_AWDF_Msk
 
#define DFSDM_FLTISR_ROVRF_Msk   (0x1UL << DFSDM_FLTISR_ROVRF_Pos)
 
#define DFSDM_FLTISR_ROVRF   DFSDM_FLTISR_ROVRF_Msk
 
#define DFSDM_FLTISR_JOVRF_Msk   (0x1UL << DFSDM_FLTISR_JOVRF_Pos)
 
#define DFSDM_FLTISR_JOVRF   DFSDM_FLTISR_JOVRF_Msk
 
#define DFSDM_FLTISR_REOCF_Msk   (0x1UL << DFSDM_FLTISR_REOCF_Pos)
 
#define DFSDM_FLTISR_REOCF   DFSDM_FLTISR_REOCF_Msk
 
#define DFSDM_FLTISR_JEOCF_Msk   (0x1UL << DFSDM_FLTISR_JEOCF_Pos)
 
#define DFSDM_FLTISR_JEOCF   DFSDM_FLTISR_JEOCF_Msk
 
#define DFSDM_FLTICR_CLRSCDF_Msk   (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)
 
#define DFSDM_FLTICR_CLRSCDF   DFSDM_FLTICR_CLRSCDF_Msk
 
#define DFSDM_FLTICR_CLRCKABF_Msk   (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)
 
#define DFSDM_FLTICR_CLRCKABF   DFSDM_FLTICR_CLRCKABF_Msk
 
#define DFSDM_FLTICR_CLRROVRF_Msk   (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)
 
#define DFSDM_FLTICR_CLRROVRF   DFSDM_FLTICR_CLRROVRF_Msk
 
#define DFSDM_FLTICR_CLRJOVRF_Msk   (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)
 
#define DFSDM_FLTICR_CLRJOVRF   DFSDM_FLTICR_CLRJOVRF_Msk
 
#define DFSDM_FLTJCHGR_JCHG_Msk   (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)
 
#define DFSDM_FLTJCHGR_JCHG   DFSDM_FLTJCHGR_JCHG_Msk
 
#define DFSDM_FLTFCR_FORD_Msk   (0x7UL << DFSDM_FLTFCR_FORD_Pos)
 
#define DFSDM_FLTFCR_FORD   DFSDM_FLTFCR_FORD_Msk
 
#define DFSDM_FLTFCR_FORD_2   (0x4UL << DFSDM_FLTFCR_FORD_Pos)
 
#define DFSDM_FLTFCR_FORD_1   (0x2UL << DFSDM_FLTFCR_FORD_Pos)
 
#define DFSDM_FLTFCR_FORD_0   (0x1UL << DFSDM_FLTFCR_FORD_Pos)
 
#define DFSDM_FLTFCR_FOSR_Msk   (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)
 
#define DFSDM_FLTFCR_FOSR   DFSDM_FLTFCR_FOSR_Msk
 
#define DFSDM_FLTFCR_IOSR_Msk   (0xFFUL << DFSDM_FLTFCR_IOSR_Pos)
 
#define DFSDM_FLTFCR_IOSR   DFSDM_FLTFCR_IOSR_Msk
 
#define DFSDM_FLTJDATAR_JDATA_Msk   (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)
 
#define DFSDM_FLTJDATAR_JDATA   DFSDM_FLTJDATAR_JDATA_Msk
 
#define DFSDM_FLTJDATAR_JDATACH_Msk   (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)
 
#define DFSDM_FLTJDATAR_JDATACH   DFSDM_FLTJDATAR_JDATACH_Msk
 
#define DFSDM_FLTRDATAR_RDATA_Msk   (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)
 
#define DFSDM_FLTRDATAR_RDATA   DFSDM_FLTRDATAR_RDATA_Msk
 
#define DFSDM_FLTRDATAR_RPEND_Msk   (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)
 
#define DFSDM_FLTRDATAR_RPEND   DFSDM_FLTRDATAR_RPEND_Msk
 
#define DFSDM_FLTRDATAR_RDATACH_Msk   (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)
 
#define DFSDM_FLTRDATAR_RDATACH   DFSDM_FLTRDATAR_RDATACH_Msk
 
#define DFSDM_FLTAWHTR_AWHT_Msk   (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)
 
#define DFSDM_FLTAWHTR_AWHT   DFSDM_FLTAWHTR_AWHT_Msk
 
#define DFSDM_FLTAWHTR_BKAWH_Msk   (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)
 
#define DFSDM_FLTAWHTR_BKAWH   DFSDM_FLTAWHTR_BKAWH_Msk
 
#define DFSDM_FLTAWLTR_AWLT_Msk   (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)
 
#define DFSDM_FLTAWLTR_AWLT   DFSDM_FLTAWLTR_AWLT_Msk
 
#define DFSDM_FLTAWLTR_BKAWL_Msk   (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)
 
#define DFSDM_FLTAWLTR_BKAWL   DFSDM_FLTAWLTR_BKAWL_Msk
 
#define DFSDM_FLTAWSR_AWHTF_Msk   (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)
 
#define DFSDM_FLTAWSR_AWHTF   DFSDM_FLTAWSR_AWHTF_Msk
 
#define DFSDM_FLTAWSR_AWLTF_Msk   (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)
 
#define DFSDM_FLTAWSR_AWLTF   DFSDM_FLTAWSR_AWLTF_Msk
 
#define DFSDM_FLTAWCFR_CLRAWHTF_Msk   (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)
 
#define DFSDM_FLTAWCFR_CLRAWHTF   DFSDM_FLTAWCFR_CLRAWHTF_Msk
 
#define DFSDM_FLTAWCFR_CLRAWLTF_Msk   (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)
 
#define DFSDM_FLTAWCFR_CLRAWLTF   DFSDM_FLTAWCFR_CLRAWLTF_Msk
 
#define DFSDM_FLTEXMAX_EXMAX_Msk   (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)
 
#define DFSDM_FLTEXMAX_EXMAX   DFSDM_FLTEXMAX_EXMAX_Msk
 
#define DFSDM_FLTEXMAX_EXMAXCH_Msk   (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)
 
#define DFSDM_FLTEXMAX_EXMAXCH   DFSDM_FLTEXMAX_EXMAXCH_Msk
 
#define DFSDM_FLTEXMIN_EXMIN_Msk   (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)
 
#define DFSDM_FLTEXMIN_EXMIN   DFSDM_FLTEXMIN_EXMIN_Msk
 
#define DFSDM_FLTEXMIN_EXMINCH_Msk   (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)
 
#define DFSDM_FLTEXMIN_EXMINCH   DFSDM_FLTEXMIN_EXMINCH_Msk
 
#define DFSDM_FLTCNVTIMR_CNVCNT_Msk   (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)
 
#define DFSDM_FLTCNVTIMR_CNVCNT   DFSDM_FLTCNVTIMR_CNVCNT_Msk
 
#define DCMI_CR_CAPTURE_Msk   (0x1UL << DCMI_CR_CAPTURE_Pos)
 
#define DCMI_CR_CM_Msk   (0x1UL << DCMI_CR_CM_Pos)
 
#define DCMI_CR_CROP_Msk   (0x1UL << DCMI_CR_CROP_Pos)
 
#define DCMI_CR_JPEG_Msk   (0x1UL << DCMI_CR_JPEG_Pos)
 
#define DCMI_CR_ESS_Msk   (0x1UL << DCMI_CR_ESS_Pos)
 
#define DCMI_CR_PCKPOL_Msk   (0x1UL << DCMI_CR_PCKPOL_Pos)
 
#define DCMI_CR_HSPOL_Msk   (0x1UL << DCMI_CR_HSPOL_Pos)
 
#define DCMI_CR_VSPOL_Msk   (0x1UL << DCMI_CR_VSPOL_Pos)
 
#define DCMI_CR_CRE_Msk   (0x1UL << DCMI_CR_CRE_Pos)
 
#define DCMI_CR_ENABLE_Msk   (0x1UL << DCMI_CR_ENABLE_Pos)
 
#define DCMI_CR_BSM_Msk   (0x3UL << DCMI_CR_BSM_Pos)
 
#define DCMI_CR_BSM_0   (0x1UL << DCMI_CR_BSM_Pos)
 
#define DCMI_CR_BSM_1   (0x2UL << DCMI_CR_BSM_Pos)
 
#define DCMI_CR_OEBS_Msk   (0x1UL << DCMI_CR_OEBS_Pos)
 
#define DCMI_CR_LSM_Msk   (0x1UL << DCMI_CR_LSM_Pos)
 
#define DCMI_CR_OELS_Msk   (0x1UL << DCMI_CR_OELS_Pos)
 
#define DCMI_SR_HSYNC_Msk   (0x1UL << DCMI_SR_HSYNC_Pos)
 
#define DCMI_SR_VSYNC_Msk   (0x1UL << DCMI_SR_VSYNC_Pos)
 
#define DCMI_SR_FNE_Msk   (0x1UL << DCMI_SR_FNE_Pos)
 
#define DCMI_RIS_FRAME_RIS_Msk   (0x1UL << DCMI_RIS_FRAME_RIS_Pos)
 
#define DCMI_RIS_OVR_RIS_Msk   (0x1UL << DCMI_RIS_OVR_RIS_Pos)
 
#define DCMI_RIS_ERR_RIS_Msk   (0x1UL << DCMI_RIS_ERR_RIS_Pos)
 
#define DCMI_RIS_VSYNC_RIS_Msk   (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)
 
#define DCMI_RIS_LINE_RIS_Msk   (0x1UL << DCMI_RIS_LINE_RIS_Pos)
 
#define DCMI_IER_FRAME_IE_Msk   (0x1UL << DCMI_IER_FRAME_IE_Pos)
 
#define DCMI_IER_OVR_IE_Msk   (0x1UL << DCMI_IER_OVR_IE_Pos)
 
#define DCMI_IER_ERR_IE_Msk   (0x1UL << DCMI_IER_ERR_IE_Pos)
 
#define DCMI_IER_VSYNC_IE_Msk   (0x1UL << DCMI_IER_VSYNC_IE_Pos)
 
#define DCMI_IER_LINE_IE_Msk   (0x1UL << DCMI_IER_LINE_IE_Pos)
 
#define DCMI_MIS_FRAME_MIS_Msk   (0x1UL << DCMI_MIS_FRAME_MIS_Pos)
 
#define DCMI_MIS_OVR_MIS_Msk   (0x1UL << DCMI_MIS_OVR_MIS_Pos)
 
#define DCMI_MIS_ERR_MIS_Msk   (0x1UL << DCMI_MIS_ERR_MIS_Pos)
 
#define DCMI_MIS_VSYNC_MIS_Msk   (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)
 
#define DCMI_MIS_LINE_MIS_Msk   (0x1UL << DCMI_MIS_LINE_MIS_Pos)
 
#define DCMI_ICR_FRAME_ISC_Msk   (0x1UL << DCMI_ICR_FRAME_ISC_Pos)
 
#define DCMI_ICR_OVR_ISC_Msk   (0x1UL << DCMI_ICR_OVR_ISC_Pos)
 
#define DCMI_ICR_ERR_ISC_Msk   (0x1UL << DCMI_ICR_ERR_ISC_Pos)
 
#define DCMI_ICR_VSYNC_ISC_Msk   (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)
 
#define DCMI_ICR_LINE_ISC_Msk   (0x1UL << DCMI_ICR_LINE_ISC_Pos)
 
#define DCMI_ESCR_FSC_Msk   (0xFFUL << DCMI_ESCR_FSC_Pos)
 
#define DCMI_ESCR_LSC_Msk   (0xFFUL << DCMI_ESCR_LSC_Pos)
 
#define DCMI_ESCR_LEC_Msk   (0xFFUL << DCMI_ESCR_LEC_Pos)
 
#define DCMI_ESCR_FEC_Msk   (0xFFUL << DCMI_ESCR_FEC_Pos)
 
#define DCMI_ESUR_FSU_Msk   (0xFFUL << DCMI_ESUR_FSU_Pos)
 
#define DCMI_ESUR_LSU_Msk   (0xFFUL << DCMI_ESUR_LSU_Pos)
 
#define DCMI_ESUR_LEU_Msk   (0xFFUL << DCMI_ESUR_LEU_Pos)
 
#define DCMI_ESUR_FEU_Msk   (0xFFUL << DCMI_ESUR_FEU_Pos)
 
#define DCMI_CWSTRT_HOFFCNT_Msk   (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)
 
#define DCMI_CWSTRT_VST_Msk   (0x1FFFUL << DCMI_CWSTRT_VST_Pos)
 
#define DCMI_CWSIZE_CAPCNT_Msk   (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)
 
#define DCMI_CWSIZE_VLINE_Msk   (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)
 
#define DCMI_DR_BYTE0_Msk   (0xFFUL << DCMI_DR_BYTE0_Pos)
 
#define DCMI_DR_BYTE1_Msk   (0xFFUL << DCMI_DR_BYTE1_Pos)
 
#define DCMI_DR_BYTE2_Msk   (0xFFUL << DCMI_DR_BYTE2_Pos)
 
#define DCMI_DR_BYTE3_Msk   (0xFFUL << DCMI_DR_BYTE3_Pos)
 
#define DMA_SxCR_CHSEL_Msk   (0xFUL << DMA_SxCR_CHSEL_Pos)
 
#define DMA_SxCR_CHSEL_0   (0x1UL << DMA_SxCR_CHSEL_Pos)
 
#define DMA_SxCR_CHSEL_1   (0x2UL << DMA_SxCR_CHSEL_Pos)
 
#define DMA_SxCR_CHSEL_2   (0x4UL << DMA_SxCR_CHSEL_Pos)
 
#define DMA_SxCR_CHSEL_3   (0x8UL << DMA_SxCR_CHSEL_Pos)
 
#define DMA_SxCR_MBURST_Msk   (0x3UL << DMA_SxCR_MBURST_Pos)
 
#define DMA_SxCR_MBURST_0   (0x1UL << DMA_SxCR_MBURST_Pos)
 
#define DMA_SxCR_MBURST_1   (0x2UL << DMA_SxCR_MBURST_Pos)
 
#define DMA_SxCR_PBURST_Msk   (0x3UL << DMA_SxCR_PBURST_Pos)
 
#define DMA_SxCR_PBURST_0   (0x1UL << DMA_SxCR_PBURST_Pos)
 
#define DMA_SxCR_PBURST_1   (0x2UL << DMA_SxCR_PBURST_Pos)
 
#define DMA_SxCR_CT_Msk   (0x1UL << DMA_SxCR_CT_Pos)
 
#define DMA_SxCR_DBM_Msk   (0x1UL << DMA_SxCR_DBM_Pos)
 
#define DMA_SxCR_PL_Msk   (0x3UL << DMA_SxCR_PL_Pos)
 
#define DMA_SxCR_PL_0   (0x1UL << DMA_SxCR_PL_Pos)
 
#define DMA_SxCR_PL_1   (0x2UL << DMA_SxCR_PL_Pos)
 
#define DMA_SxCR_PINCOS_Msk   (0x1UL << DMA_SxCR_PINCOS_Pos)
 
#define DMA_SxCR_MSIZE_Msk   (0x3UL << DMA_SxCR_MSIZE_Pos)
 
#define DMA_SxCR_MSIZE_0   (0x1UL << DMA_SxCR_MSIZE_Pos)
 
#define DMA_SxCR_MSIZE_1   (0x2UL << DMA_SxCR_MSIZE_Pos)
 
#define DMA_SxCR_PSIZE_Msk   (0x3UL << DMA_SxCR_PSIZE_Pos)
 
#define DMA_SxCR_PSIZE_0   (0x1UL << DMA_SxCR_PSIZE_Pos)
 
#define DMA_SxCR_PSIZE_1   (0x2UL << DMA_SxCR_PSIZE_Pos)
 
#define DMA_SxCR_MINC_Msk   (0x1UL << DMA_SxCR_MINC_Pos)
 
#define DMA_SxCR_PINC_Msk   (0x1UL << DMA_SxCR_PINC_Pos)
 
#define DMA_SxCR_CIRC_Msk   (0x1UL << DMA_SxCR_CIRC_Pos)
 
#define DMA_SxCR_DIR_Msk   (0x3UL << DMA_SxCR_DIR_Pos)
 
#define DMA_SxCR_DIR_0   (0x1UL << DMA_SxCR_DIR_Pos)
 
#define DMA_SxCR_DIR_1   (0x2UL << DMA_SxCR_DIR_Pos)
 
#define DMA_SxCR_PFCTRL_Msk   (0x1UL << DMA_SxCR_PFCTRL_Pos)
 
#define DMA_SxCR_TCIE_Msk   (0x1UL << DMA_SxCR_TCIE_Pos)
 
#define DMA_SxCR_HTIE_Msk   (0x1UL << DMA_SxCR_HTIE_Pos)
 
#define DMA_SxCR_TEIE_Msk   (0x1UL << DMA_SxCR_TEIE_Pos)
 
#define DMA_SxCR_DMEIE_Msk   (0x1UL << DMA_SxCR_DMEIE_Pos)
 
#define DMA_SxCR_EN_Msk   (0x1UL << DMA_SxCR_EN_Pos)
 
#define DMA_SxNDT_Msk   (0xFFFFUL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_0   (0x0001UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_1   (0x0002UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_2   (0x0004UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_3   (0x0008UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_4   (0x0010UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_5   (0x0020UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_6   (0x0040UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_7   (0x0080UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_8   (0x0100UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_9   (0x0200UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_10   (0x0400UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_11   (0x0800UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_12   (0x1000UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_13   (0x2000UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_14   (0x4000UL << DMA_SxNDT_Pos)
 
#define DMA_SxNDT_15   (0x8000UL << DMA_SxNDT_Pos)
 
#define DMA_SxFCR_FEIE_Msk   (0x1UL << DMA_SxFCR_FEIE_Pos)
 
#define DMA_SxFCR_FS_Msk   (0x7UL << DMA_SxFCR_FS_Pos)
 
#define DMA_SxFCR_FS_0   (0x1UL << DMA_SxFCR_FS_Pos)
 
#define DMA_SxFCR_FS_1   (0x2UL << DMA_SxFCR_FS_Pos)
 
#define DMA_SxFCR_FS_2   (0x4UL << DMA_SxFCR_FS_Pos)
 
#define DMA_SxFCR_DMDIS_Msk   (0x1UL << DMA_SxFCR_DMDIS_Pos)
 
#define DMA_SxFCR_FTH_Msk   (0x3UL << DMA_SxFCR_FTH_Pos)
 
#define DMA_SxFCR_FTH_0   (0x1UL << DMA_SxFCR_FTH_Pos)
 
#define DMA_SxFCR_FTH_1   (0x2UL << DMA_SxFCR_FTH_Pos)
 
#define DMA_LISR_TCIF3_Msk   (0x1UL << DMA_LISR_TCIF3_Pos)
 
#define DMA_LISR_HTIF3_Msk   (0x1UL << DMA_LISR_HTIF3_Pos)
 
#define DMA_LISR_TEIF3_Msk   (0x1UL << DMA_LISR_TEIF3_Pos)
 
#define DMA_LISR_DMEIF3_Msk   (0x1UL << DMA_LISR_DMEIF3_Pos)
 
#define DMA_LISR_FEIF3_Msk   (0x1UL << DMA_LISR_FEIF3_Pos)
 
#define DMA_LISR_TCIF2_Msk   (0x1UL << DMA_LISR_TCIF2_Pos)
 
#define DMA_LISR_HTIF2_Msk   (0x1UL << DMA_LISR_HTIF2_Pos)
 
#define DMA_LISR_TEIF2_Msk   (0x1UL << DMA_LISR_TEIF2_Pos)
 
#define DMA_LISR_DMEIF2_Msk   (0x1UL << DMA_LISR_DMEIF2_Pos)
 
#define DMA_LISR_FEIF2_Msk   (0x1UL << DMA_LISR_FEIF2_Pos)
 
#define DMA_LISR_TCIF1_Msk   (0x1UL << DMA_LISR_TCIF1_Pos)
 
#define DMA_LISR_HTIF1_Msk   (0x1UL << DMA_LISR_HTIF1_Pos)
 
#define DMA_LISR_TEIF1_Msk   (0x1UL << DMA_LISR_TEIF1_Pos)
 
#define DMA_LISR_DMEIF1_Msk   (0x1UL << DMA_LISR_DMEIF1_Pos)
 
#define DMA_LISR_FEIF1_Msk   (0x1UL << DMA_LISR_FEIF1_Pos)
 
#define DMA_LISR_TCIF0_Msk   (0x1UL << DMA_LISR_TCIF0_Pos)
 
#define DMA_LISR_HTIF0_Msk   (0x1UL << DMA_LISR_HTIF0_Pos)
 
#define DMA_LISR_TEIF0_Msk   (0x1UL << DMA_LISR_TEIF0_Pos)
 
#define DMA_LISR_DMEIF0_Msk   (0x1UL << DMA_LISR_DMEIF0_Pos)
 
#define DMA_LISR_FEIF0_Msk   (0x1UL << DMA_LISR_FEIF0_Pos)
 
#define DMA_HISR_TCIF7_Msk   (0x1UL << DMA_HISR_TCIF7_Pos)
 
#define DMA_HISR_HTIF7_Msk   (0x1UL << DMA_HISR_HTIF7_Pos)
 
#define DMA_HISR_TEIF7_Msk   (0x1UL << DMA_HISR_TEIF7_Pos)
 
#define DMA_HISR_DMEIF7_Msk   (0x1UL << DMA_HISR_DMEIF7_Pos)
 
#define DMA_HISR_FEIF7_Msk   (0x1UL << DMA_HISR_FEIF7_Pos)
 
#define DMA_HISR_TCIF6_Msk   (0x1UL << DMA_HISR_TCIF6_Pos)
 
#define DMA_HISR_HTIF6_Msk   (0x1UL << DMA_HISR_HTIF6_Pos)
 
#define DMA_HISR_TEIF6_Msk   (0x1UL << DMA_HISR_TEIF6_Pos)
 
#define DMA_HISR_DMEIF6_Msk   (0x1UL << DMA_HISR_DMEIF6_Pos)
 
#define DMA_HISR_FEIF6_Msk   (0x1UL << DMA_HISR_FEIF6_Pos)
 
#define DMA_HISR_TCIF5_Msk   (0x1UL << DMA_HISR_TCIF5_Pos)
 
#define DMA_HISR_HTIF5_Msk   (0x1UL << DMA_HISR_HTIF5_Pos)
 
#define DMA_HISR_TEIF5_Msk   (0x1UL << DMA_HISR_TEIF5_Pos)
 
#define DMA_HISR_DMEIF5_Msk   (0x1UL << DMA_HISR_DMEIF5_Pos)
 
#define DMA_HISR_FEIF5_Msk   (0x1UL << DMA_HISR_FEIF5_Pos)
 
#define DMA_HISR_TCIF4_Msk   (0x1UL << DMA_HISR_TCIF4_Pos)
 
#define DMA_HISR_HTIF4_Msk   (0x1UL << DMA_HISR_HTIF4_Pos)
 
#define DMA_HISR_TEIF4_Msk   (0x1UL << DMA_HISR_TEIF4_Pos)
 
#define DMA_HISR_DMEIF4_Msk   (0x1UL << DMA_HISR_DMEIF4_Pos)
 
#define DMA_HISR_FEIF4_Msk   (0x1UL << DMA_HISR_FEIF4_Pos)
 
#define DMA_LIFCR_CTCIF3_Msk   (0x1UL << DMA_LIFCR_CTCIF3_Pos)
 
#define DMA_LIFCR_CHTIF3_Msk   (0x1UL << DMA_LIFCR_CHTIF3_Pos)
 
#define DMA_LIFCR_CTEIF3_Msk   (0x1UL << DMA_LIFCR_CTEIF3_Pos)
 
#define DMA_LIFCR_CDMEIF3_Msk   (0x1UL << DMA_LIFCR_CDMEIF3_Pos)
 
#define DMA_LIFCR_CFEIF3_Msk   (0x1UL << DMA_LIFCR_CFEIF3_Pos)
 
#define DMA_LIFCR_CTCIF2_Msk   (0x1UL << DMA_LIFCR_CTCIF2_Pos)
 
#define DMA_LIFCR_CHTIF2_Msk   (0x1UL << DMA_LIFCR_CHTIF2_Pos)
 
#define DMA_LIFCR_CTEIF2_Msk   (0x1UL << DMA_LIFCR_CTEIF2_Pos)
 
#define DMA_LIFCR_CDMEIF2_Msk   (0x1UL << DMA_LIFCR_CDMEIF2_Pos)
 
#define DMA_LIFCR_CFEIF2_Msk   (0x1UL << DMA_LIFCR_CFEIF2_Pos)
 
#define DMA_LIFCR_CTCIF1_Msk   (0x1UL << DMA_LIFCR_CTCIF1_Pos)
 
#define DMA_LIFCR_CHTIF1_Msk   (0x1UL << DMA_LIFCR_CHTIF1_Pos)
 
#define DMA_LIFCR_CTEIF1_Msk   (0x1UL << DMA_LIFCR_CTEIF1_Pos)
 
#define DMA_LIFCR_CDMEIF1_Msk   (0x1UL << DMA_LIFCR_CDMEIF1_Pos)
 
#define DMA_LIFCR_CFEIF1_Msk   (0x1UL << DMA_LIFCR_CFEIF1_Pos)
 
#define DMA_LIFCR_CTCIF0_Msk   (0x1UL << DMA_LIFCR_CTCIF0_Pos)
 
#define DMA_LIFCR_CHTIF0_Msk   (0x1UL << DMA_LIFCR_CHTIF0_Pos)
 
#define DMA_LIFCR_CTEIF0_Msk   (0x1UL << DMA_LIFCR_CTEIF0_Pos)
 
#define DMA_LIFCR_CDMEIF0_Msk   (0x1UL << DMA_LIFCR_CDMEIF0_Pos)
 
#define DMA_LIFCR_CFEIF0_Msk   (0x1UL << DMA_LIFCR_CFEIF0_Pos)
 
#define DMA_HIFCR_CTCIF7_Msk   (0x1UL << DMA_HIFCR_CTCIF7_Pos)
 
#define DMA_HIFCR_CHTIF7_Msk   (0x1UL << DMA_HIFCR_CHTIF7_Pos)
 
#define DMA_HIFCR_CTEIF7_Msk   (0x1UL << DMA_HIFCR_CTEIF7_Pos)
 
#define DMA_HIFCR_CDMEIF7_Msk   (0x1UL << DMA_HIFCR_CDMEIF7_Pos)
 
#define DMA_HIFCR_CFEIF7_Msk   (0x1UL << DMA_HIFCR_CFEIF7_Pos)
 
#define DMA_HIFCR_CTCIF6_Msk   (0x1UL << DMA_HIFCR_CTCIF6_Pos)
 
#define DMA_HIFCR_CHTIF6_Msk   (0x1UL << DMA_HIFCR_CHTIF6_Pos)
 
#define DMA_HIFCR_CTEIF6_Msk   (0x1UL << DMA_HIFCR_CTEIF6_Pos)
 
#define DMA_HIFCR_CDMEIF6_Msk   (0x1UL << DMA_HIFCR_CDMEIF6_Pos)
 
#define DMA_HIFCR_CFEIF6_Msk   (0x1UL << DMA_HIFCR_CFEIF6_Pos)
 
#define DMA_HIFCR_CTCIF5_Msk   (0x1UL << DMA_HIFCR_CTCIF5_Pos)
 
#define DMA_HIFCR_CHTIF5_Msk   (0x1UL << DMA_HIFCR_CHTIF5_Pos)
 
#define DMA_HIFCR_CTEIF5_Msk   (0x1UL << DMA_HIFCR_CTEIF5_Pos)
 
#define DMA_HIFCR_CDMEIF5_Msk   (0x1UL << DMA_HIFCR_CDMEIF5_Pos)
 
#define DMA_HIFCR_CFEIF5_Msk   (0x1UL << DMA_HIFCR_CFEIF5_Pos)
 
#define DMA_HIFCR_CTCIF4_Msk   (0x1UL << DMA_HIFCR_CTCIF4_Pos)
 
#define DMA_HIFCR_CHTIF4_Msk   (0x1UL << DMA_HIFCR_CHTIF4_Pos)
 
#define DMA_HIFCR_CTEIF4_Msk   (0x1UL << DMA_HIFCR_CTEIF4_Pos)
 
#define DMA_HIFCR_CDMEIF4_Msk   (0x1UL << DMA_HIFCR_CDMEIF4_Pos)
 
#define DMA_HIFCR_CFEIF4_Msk   (0x1UL << DMA_HIFCR_CFEIF4_Pos)
 
#define DMA_SxPAR_PA_Msk   (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)
 
#define DMA_SxPAR_PA   DMA_SxPAR_PA_Msk
 
#define DMA_SxM0AR_M0A_Msk   (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)
 
#define DMA_SxM0AR_M0A   DMA_SxM0AR_M0A_Msk
 
#define DMA_SxM1AR_M1A_Msk   (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)
 
#define DMA_SxM1AR_M1A   DMA_SxM1AR_M1A_Msk
 
#define DMA2D_CR_START_Msk   (0x1UL << DMA2D_CR_START_Pos)
 
#define DMA2D_CR_START   DMA2D_CR_START_Msk
 
#define DMA2D_CR_SUSP_Msk   (0x1UL << DMA2D_CR_SUSP_Pos)
 
#define DMA2D_CR_SUSP   DMA2D_CR_SUSP_Msk
 
#define DMA2D_CR_ABORT_Msk   (0x1UL << DMA2D_CR_ABORT_Pos)
 
#define DMA2D_CR_ABORT   DMA2D_CR_ABORT_Msk
 
#define DMA2D_CR_TEIE_Msk   (0x1UL << DMA2D_CR_TEIE_Pos)
 
#define DMA2D_CR_TEIE   DMA2D_CR_TEIE_Msk
 
#define DMA2D_CR_TCIE_Msk   (0x1UL << DMA2D_CR_TCIE_Pos)
 
#define DMA2D_CR_TCIE   DMA2D_CR_TCIE_Msk
 
#define DMA2D_CR_TWIE_Msk   (0x1UL << DMA2D_CR_TWIE_Pos)
 
#define DMA2D_CR_TWIE   DMA2D_CR_TWIE_Msk
 
#define DMA2D_CR_CAEIE_Msk   (0x1UL << DMA2D_CR_CAEIE_Pos)
 
#define DMA2D_CR_CAEIE   DMA2D_CR_CAEIE_Msk
 
#define DMA2D_CR_CTCIE_Msk   (0x1UL << DMA2D_CR_CTCIE_Pos)
 
#define DMA2D_CR_CTCIE   DMA2D_CR_CTCIE_Msk
 
#define DMA2D_CR_CEIE_Msk   (0x1UL << DMA2D_CR_CEIE_Pos)
 
#define DMA2D_CR_CEIE   DMA2D_CR_CEIE_Msk
 
#define DMA2D_CR_MODE_Msk   (0x3UL << DMA2D_CR_MODE_Pos)
 
#define DMA2D_CR_MODE   DMA2D_CR_MODE_Msk
 
#define DMA2D_CR_MODE_0   (0x1UL << DMA2D_CR_MODE_Pos)
 
#define DMA2D_CR_MODE_1   (0x2UL << DMA2D_CR_MODE_Pos)
 
#define DMA2D_ISR_TEIF_Msk   (0x1UL << DMA2D_ISR_TEIF_Pos)
 
#define DMA2D_ISR_TEIF   DMA2D_ISR_TEIF_Msk
 
#define DMA2D_ISR_TCIF_Msk   (0x1UL << DMA2D_ISR_TCIF_Pos)
 
#define DMA2D_ISR_TCIF   DMA2D_ISR_TCIF_Msk
 
#define DMA2D_ISR_TWIF_Msk   (0x1UL << DMA2D_ISR_TWIF_Pos)
 
#define DMA2D_ISR_TWIF   DMA2D_ISR_TWIF_Msk
 
#define DMA2D_ISR_CAEIF_Msk   (0x1UL << DMA2D_ISR_CAEIF_Pos)
 
#define DMA2D_ISR_CAEIF   DMA2D_ISR_CAEIF_Msk
 
#define DMA2D_ISR_CTCIF_Msk   (0x1UL << DMA2D_ISR_CTCIF_Pos)
 
#define DMA2D_ISR_CTCIF   DMA2D_ISR_CTCIF_Msk
 
#define DMA2D_ISR_CEIF_Msk   (0x1UL << DMA2D_ISR_CEIF_Pos)
 
#define DMA2D_ISR_CEIF   DMA2D_ISR_CEIF_Msk
 
#define DMA2D_IFCR_CTEIF_Msk   (0x1UL << DMA2D_IFCR_CTEIF_Pos)
 
#define DMA2D_IFCR_CTEIF   DMA2D_IFCR_CTEIF_Msk
 
#define DMA2D_IFCR_CTCIF_Msk   (0x1UL << DMA2D_IFCR_CTCIF_Pos)
 
#define DMA2D_IFCR_CTCIF   DMA2D_IFCR_CTCIF_Msk
 
#define DMA2D_IFCR_CTWIF_Msk   (0x1UL << DMA2D_IFCR_CTWIF_Pos)
 
#define DMA2D_IFCR_CTWIF   DMA2D_IFCR_CTWIF_Msk
 
#define DMA2D_IFCR_CAECIF_Msk   (0x1UL << DMA2D_IFCR_CAECIF_Pos)
 
#define DMA2D_IFCR_CAECIF   DMA2D_IFCR_CAECIF_Msk
 
#define DMA2D_IFCR_CCTCIF_Msk   (0x1UL << DMA2D_IFCR_CCTCIF_Pos)
 
#define DMA2D_IFCR_CCTCIF   DMA2D_IFCR_CCTCIF_Msk
 
#define DMA2D_IFCR_CCEIF_Msk   (0x1UL << DMA2D_IFCR_CCEIF_Pos)
 
#define DMA2D_IFCR_CCEIF   DMA2D_IFCR_CCEIF_Msk
 
#define DMA2D_IFSR_CTEIF   DMA2D_IFCR_CTEIF
 
#define DMA2D_IFSR_CTCIF   DMA2D_IFCR_CTCIF
 
#define DMA2D_IFSR_CTWIF   DMA2D_IFCR_CTWIF
 
#define DMA2D_IFSR_CCAEIF   DMA2D_IFCR_CAECIF
 
#define DMA2D_IFSR_CCTCIF   DMA2D_IFCR_CCTCIF
 
#define DMA2D_IFSR_CCEIF   DMA2D_IFCR_CCEIF
 
#define DMA2D_FGMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos)
 
#define DMA2D_FGMAR_MA   DMA2D_FGMAR_MA_Msk
 
#define DMA2D_FGOR_LO_Msk   (0x3FFFUL << DMA2D_FGOR_LO_Pos)
 
#define DMA2D_FGOR_LO   DMA2D_FGOR_LO_Msk
 
#define DMA2D_BGMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos)
 
#define DMA2D_BGMAR_MA   DMA2D_BGMAR_MA_Msk
 
#define DMA2D_BGOR_LO_Msk   (0x3FFFUL << DMA2D_BGOR_LO_Pos)
 
#define DMA2D_BGOR_LO   DMA2D_BGOR_LO_Msk
 
#define DMA2D_FGPFCCR_CM_Msk   (0xFUL << DMA2D_FGPFCCR_CM_Pos)
 
#define DMA2D_FGPFCCR_CM   DMA2D_FGPFCCR_CM_Msk
 
#define DMA2D_FGPFCCR_CM_0   (0x1UL << DMA2D_FGPFCCR_CM_Pos)
 
#define DMA2D_FGPFCCR_CM_1   (0x2UL << DMA2D_FGPFCCR_CM_Pos)
 
#define DMA2D_FGPFCCR_CM_2   (0x4UL << DMA2D_FGPFCCR_CM_Pos)
 
#define DMA2D_FGPFCCR_CM_3   (0x8UL << DMA2D_FGPFCCR_CM_Pos)
 
#define DMA2D_FGPFCCR_CCM_Msk   (0x1UL << DMA2D_FGPFCCR_CCM_Pos)
 
#define DMA2D_FGPFCCR_CCM   DMA2D_FGPFCCR_CCM_Msk
 
#define DMA2D_FGPFCCR_START_Msk   (0x1UL << DMA2D_FGPFCCR_START_Pos)
 
#define DMA2D_FGPFCCR_START   DMA2D_FGPFCCR_START_Msk
 
#define DMA2D_FGPFCCR_CS_Msk   (0xFFUL << DMA2D_FGPFCCR_CS_Pos)
 
#define DMA2D_FGPFCCR_CS   DMA2D_FGPFCCR_CS_Msk
 
#define DMA2D_FGPFCCR_AM_Msk   (0x3UL << DMA2D_FGPFCCR_AM_Pos)
 
#define DMA2D_FGPFCCR_AM   DMA2D_FGPFCCR_AM_Msk
 
#define DMA2D_FGPFCCR_AM_0   (0x1UL << DMA2D_FGPFCCR_AM_Pos)
 
#define DMA2D_FGPFCCR_AM_1   (0x2UL << DMA2D_FGPFCCR_AM_Pos)
 
#define DMA2D_FGPFCCR_AI_Msk   (0x1UL << DMA2D_FGPFCCR_AI_Pos)
 
#define DMA2D_FGPFCCR_AI   DMA2D_FGPFCCR_AI_Msk
 
#define DMA2D_FGPFCCR_RBS_Msk   (0x1UL << DMA2D_FGPFCCR_RBS_Pos)
 
#define DMA2D_FGPFCCR_RBS   DMA2D_FGPFCCR_RBS_Msk
 
#define DMA2D_FGPFCCR_ALPHA_Msk   (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos)
 
#define DMA2D_FGPFCCR_ALPHA   DMA2D_FGPFCCR_ALPHA_Msk
 
#define DMA2D_FGCOLR_BLUE_Msk   (0xFFUL << DMA2D_FGCOLR_BLUE_Pos)
 
#define DMA2D_FGCOLR_BLUE   DMA2D_FGCOLR_BLUE_Msk
 
#define DMA2D_FGCOLR_GREEN_Msk   (0xFFUL << DMA2D_FGCOLR_GREEN_Pos)
 
#define DMA2D_FGCOLR_GREEN   DMA2D_FGCOLR_GREEN_Msk
 
#define DMA2D_FGCOLR_RED_Msk   (0xFFUL << DMA2D_FGCOLR_RED_Pos)
 
#define DMA2D_FGCOLR_RED   DMA2D_FGCOLR_RED_Msk
 
#define DMA2D_BGPFCCR_CM_Msk   (0xFUL << DMA2D_BGPFCCR_CM_Pos)
 
#define DMA2D_BGPFCCR_CM   DMA2D_BGPFCCR_CM_Msk
 
#define DMA2D_BGPFCCR_CM_0   (0x1UL << DMA2D_BGPFCCR_CM_Pos)
 
#define DMA2D_BGPFCCR_CM_1   (0x2UL << DMA2D_BGPFCCR_CM_Pos)
 
#define DMA2D_BGPFCCR_CM_2   (0x4UL << DMA2D_BGPFCCR_CM_Pos)
 
#define DMA2D_BGPFCCR_CM_3   0x00000008U
 
#define DMA2D_BGPFCCR_CCM_Msk   (0x1UL << DMA2D_BGPFCCR_CCM_Pos)
 
#define DMA2D_BGPFCCR_CCM   DMA2D_BGPFCCR_CCM_Msk
 
#define DMA2D_BGPFCCR_START_Msk   (0x1UL << DMA2D_BGPFCCR_START_Pos)
 
#define DMA2D_BGPFCCR_START   DMA2D_BGPFCCR_START_Msk
 
#define DMA2D_BGPFCCR_CS_Msk   (0xFFUL << DMA2D_BGPFCCR_CS_Pos)
 
#define DMA2D_BGPFCCR_CS   DMA2D_BGPFCCR_CS_Msk
 
#define DMA2D_BGPFCCR_AM_Msk   (0x3UL << DMA2D_BGPFCCR_AM_Pos)
 
#define DMA2D_BGPFCCR_AM   DMA2D_BGPFCCR_AM_Msk
 
#define DMA2D_BGPFCCR_AM_0   (0x1UL << DMA2D_BGPFCCR_AM_Pos)
 
#define DMA2D_BGPFCCR_AM_1   (0x2UL << DMA2D_BGPFCCR_AM_Pos)
 
#define DMA2D_BGPFCCR_AI_Msk   (0x1UL << DMA2D_BGPFCCR_AI_Pos)
 
#define DMA2D_BGPFCCR_AI   DMA2D_BGPFCCR_AI_Msk
 
#define DMA2D_BGPFCCR_RBS_Msk   (0x1UL << DMA2D_BGPFCCR_RBS_Pos)
 
#define DMA2D_BGPFCCR_RBS   DMA2D_BGPFCCR_RBS_Msk
 
#define DMA2D_BGPFCCR_ALPHA_Msk   (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos)
 
#define DMA2D_BGPFCCR_ALPHA   DMA2D_BGPFCCR_ALPHA_Msk
 
#define DMA2D_BGCOLR_BLUE_Msk   (0xFFUL << DMA2D_BGCOLR_BLUE_Pos)
 
#define DMA2D_BGCOLR_BLUE   DMA2D_BGCOLR_BLUE_Msk
 
#define DMA2D_BGCOLR_GREEN_Msk   (0xFFUL << DMA2D_BGCOLR_GREEN_Pos)
 
#define DMA2D_BGCOLR_GREEN   DMA2D_BGCOLR_GREEN_Msk
 
#define DMA2D_BGCOLR_RED_Msk   (0xFFUL << DMA2D_BGCOLR_RED_Pos)
 
#define DMA2D_BGCOLR_RED   DMA2D_BGCOLR_RED_Msk
 
#define DMA2D_FGCMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos)
 
#define DMA2D_FGCMAR_MA   DMA2D_FGCMAR_MA_Msk
 
#define DMA2D_BGCMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos)
 
#define DMA2D_BGCMAR_MA   DMA2D_BGCMAR_MA_Msk
 
#define DMA2D_OPFCCR_CM_Msk   (0x7UL << DMA2D_OPFCCR_CM_Pos)
 
#define DMA2D_OPFCCR_CM   DMA2D_OPFCCR_CM_Msk
 
#define DMA2D_OPFCCR_CM_0   (0x1UL << DMA2D_OPFCCR_CM_Pos)
 
#define DMA2D_OPFCCR_CM_1   (0x2UL << DMA2D_OPFCCR_CM_Pos)
 
#define DMA2D_OPFCCR_CM_2   (0x4UL << DMA2D_OPFCCR_CM_Pos)
 
#define DMA2D_OPFCCR_AI_Msk   (0x1UL << DMA2D_OPFCCR_AI_Pos)
 
#define DMA2D_OPFCCR_AI   DMA2D_OPFCCR_AI_Msk
 
#define DMA2D_OPFCCR_RBS_Msk   (0x1UL << DMA2D_OPFCCR_RBS_Pos)
 
#define DMA2D_OPFCCR_RBS   DMA2D_OPFCCR_RBS_Msk
 
#define DMA2D_OCOLR_BLUE_1   0x000000FFU
 
#define DMA2D_OCOLR_GREEN_1   0x0000FF00U
 
#define DMA2D_OCOLR_RED_1   0x00FF0000U
 
#define DMA2D_OCOLR_ALPHA_1   0xFF000000U
 
#define DMA2D_OCOLR_BLUE_2   0x0000001FU
 
#define DMA2D_OCOLR_GREEN_2   0x000007E0U
 
#define DMA2D_OCOLR_RED_2   0x0000F800U
 
#define DMA2D_OCOLR_BLUE_3   0x0000001FU
 
#define DMA2D_OCOLR_GREEN_3   0x000003E0U
 
#define DMA2D_OCOLR_RED_3   0x00007C00U
 
#define DMA2D_OCOLR_ALPHA_3   0x00008000U
 
#define DMA2D_OCOLR_BLUE_4   0x0000000FU
 
#define DMA2D_OCOLR_GREEN_4   0x000000F0U
 
#define DMA2D_OCOLR_RED_4   0x00000F00U
 
#define DMA2D_OCOLR_ALPHA_4   0x0000F000U
 
#define DMA2D_OMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos)
 
#define DMA2D_OMAR_MA   DMA2D_OMAR_MA_Msk
 
#define DMA2D_OOR_LO_Msk   (0x3FFFUL << DMA2D_OOR_LO_Pos)
 
#define DMA2D_OOR_LO   DMA2D_OOR_LO_Msk
 
#define DMA2D_NLR_NL_Msk   (0xFFFFUL << DMA2D_NLR_NL_Pos)
 
#define DMA2D_NLR_NL   DMA2D_NLR_NL_Msk
 
#define DMA2D_NLR_PL_Msk   (0x3FFFUL << DMA2D_NLR_PL_Pos)
 
#define DMA2D_NLR_PL   DMA2D_NLR_PL_Msk
 
#define DMA2D_LWR_LW_Msk   (0xFFFFUL << DMA2D_LWR_LW_Pos)
 
#define DMA2D_LWR_LW   DMA2D_LWR_LW_Msk
 
#define DMA2D_AMTCR_EN_Msk   (0x1UL << DMA2D_AMTCR_EN_Pos)
 
#define DMA2D_AMTCR_EN   DMA2D_AMTCR_EN_Msk
 
#define DMA2D_AMTCR_DT_Msk   (0xFFUL << DMA2D_AMTCR_DT_Pos)
 
#define DMA2D_AMTCR_DT   DMA2D_AMTCR_DT_Msk
 
#define EXTI_IMR_MR0_Msk   (0x1UL << EXTI_IMR_MR0_Pos)
 
#define EXTI_IMR_MR0   EXTI_IMR_MR0_Msk
 
#define EXTI_IMR_MR1_Msk   (0x1UL << EXTI_IMR_MR1_Pos)
 
#define EXTI_IMR_MR1   EXTI_IMR_MR1_Msk
 
#define EXTI_IMR_MR2_Msk   (0x1UL << EXTI_IMR_MR2_Pos)
 
#define EXTI_IMR_MR2   EXTI_IMR_MR2_Msk
 
#define EXTI_IMR_MR3_Msk   (0x1UL << EXTI_IMR_MR3_Pos)
 
#define EXTI_IMR_MR3   EXTI_IMR_MR3_Msk
 
#define EXTI_IMR_MR4_Msk   (0x1UL << EXTI_IMR_MR4_Pos)
 
#define EXTI_IMR_MR4   EXTI_IMR_MR4_Msk
 
#define EXTI_IMR_MR5_Msk   (0x1UL << EXTI_IMR_MR5_Pos)
 
#define EXTI_IMR_MR5   EXTI_IMR_MR5_Msk
 
#define EXTI_IMR_MR6_Msk   (0x1UL << EXTI_IMR_MR6_Pos)
 
#define EXTI_IMR_MR6   EXTI_IMR_MR6_Msk
 
#define EXTI_IMR_MR7_Msk   (0x1UL << EXTI_IMR_MR7_Pos)
 
#define EXTI_IMR_MR7   EXTI_IMR_MR7_Msk
 
#define EXTI_IMR_MR8_Msk   (0x1UL << EXTI_IMR_MR8_Pos)
 
#define EXTI_IMR_MR8   EXTI_IMR_MR8_Msk
 
#define EXTI_IMR_MR9_Msk   (0x1UL << EXTI_IMR_MR9_Pos)
 
#define EXTI_IMR_MR9   EXTI_IMR_MR9_Msk
 
#define EXTI_IMR_MR10_Msk   (0x1UL << EXTI_IMR_MR10_Pos)
 
#define EXTI_IMR_MR10   EXTI_IMR_MR10_Msk
 
#define EXTI_IMR_MR11_Msk   (0x1UL << EXTI_IMR_MR11_Pos)
 
#define EXTI_IMR_MR11   EXTI_IMR_MR11_Msk
 
#define EXTI_IMR_MR12_Msk   (0x1UL << EXTI_IMR_MR12_Pos)
 
#define EXTI_IMR_MR12   EXTI_IMR_MR12_Msk
 
#define EXTI_IMR_MR13_Msk   (0x1UL << EXTI_IMR_MR13_Pos)
 
#define EXTI_IMR_MR13   EXTI_IMR_MR13_Msk
 
#define EXTI_IMR_MR14_Msk   (0x1UL << EXTI_IMR_MR14_Pos)
 
#define EXTI_IMR_MR14   EXTI_IMR_MR14_Msk
 
#define EXTI_IMR_MR15_Msk   (0x1UL << EXTI_IMR_MR15_Pos)
 
#define EXTI_IMR_MR15   EXTI_IMR_MR15_Msk
 
#define EXTI_IMR_MR16_Msk   (0x1UL << EXTI_IMR_MR16_Pos)
 
#define EXTI_IMR_MR16   EXTI_IMR_MR16_Msk
 
#define EXTI_IMR_MR17_Msk   (0x1UL << EXTI_IMR_MR17_Pos)
 
#define EXTI_IMR_MR17   EXTI_IMR_MR17_Msk
 
#define EXTI_IMR_MR18_Msk   (0x1UL << EXTI_IMR_MR18_Pos)
 
#define EXTI_IMR_MR18   EXTI_IMR_MR18_Msk
 
#define EXTI_IMR_MR19_Msk   (0x1UL << EXTI_IMR_MR19_Pos)
 
#define EXTI_IMR_MR19   EXTI_IMR_MR19_Msk
 
#define EXTI_IMR_MR20_Msk   (0x1UL << EXTI_IMR_MR20_Pos)
 
#define EXTI_IMR_MR20   EXTI_IMR_MR20_Msk
 
#define EXTI_IMR_MR21_Msk   (0x1UL << EXTI_IMR_MR21_Pos)
 
#define EXTI_IMR_MR21   EXTI_IMR_MR21_Msk
 
#define EXTI_IMR_MR22_Msk   (0x1UL << EXTI_IMR_MR22_Pos)
 
#define EXTI_IMR_MR22   EXTI_IMR_MR22_Msk
 
#define EXTI_IMR_MR23_Msk   (0x1UL << EXTI_IMR_MR23_Pos)
 
#define EXTI_IMR_MR23   EXTI_IMR_MR23_Msk
 
#define EXTI_IMR_MR24_Msk   (0x1UL << EXTI_IMR_MR24_Pos)
 
#define EXTI_IMR_MR24   EXTI_IMR_MR24_Msk
 
#define EXTI_IMR_IM_Msk   (0x1FFFFFFUL << EXTI_IMR_IM_Pos)
 
#define EXTI_IMR_IM   EXTI_IMR_IM_Msk
 
#define EXTI_EMR_MR0_Msk   (0x1UL << EXTI_EMR_MR0_Pos)
 
#define EXTI_EMR_MR0   EXTI_EMR_MR0_Msk
 
#define EXTI_EMR_MR1_Msk   (0x1UL << EXTI_EMR_MR1_Pos)
 
#define EXTI_EMR_MR1   EXTI_EMR_MR1_Msk
 
#define EXTI_EMR_MR2_Msk   (0x1UL << EXTI_EMR_MR2_Pos)
 
#define EXTI_EMR_MR2   EXTI_EMR_MR2_Msk
 
#define EXTI_EMR_MR3_Msk   (0x1UL << EXTI_EMR_MR3_Pos)
 
#define EXTI_EMR_MR3   EXTI_EMR_MR3_Msk
 
#define EXTI_EMR_MR4_Msk   (0x1UL << EXTI_EMR_MR4_Pos)
 
#define EXTI_EMR_MR4   EXTI_EMR_MR4_Msk
 
#define EXTI_EMR_MR5_Msk   (0x1UL << EXTI_EMR_MR5_Pos)
 
#define EXTI_EMR_MR5   EXTI_EMR_MR5_Msk
 
#define EXTI_EMR_MR6_Msk   (0x1UL << EXTI_EMR_MR6_Pos)
 
#define EXTI_EMR_MR6   EXTI_EMR_MR6_Msk
 
#define EXTI_EMR_MR7_Msk   (0x1UL << EXTI_EMR_MR7_Pos)
 
#define EXTI_EMR_MR7   EXTI_EMR_MR7_Msk
 
#define EXTI_EMR_MR8_Msk   (0x1UL << EXTI_EMR_MR8_Pos)
 
#define EXTI_EMR_MR8   EXTI_EMR_MR8_Msk
 
#define EXTI_EMR_MR9_Msk   (0x1UL << EXTI_EMR_MR9_Pos)
 
#define EXTI_EMR_MR9   EXTI_EMR_MR9_Msk
 
#define EXTI_EMR_MR10_Msk   (0x1UL << EXTI_EMR_MR10_Pos)
 
#define EXTI_EMR_MR10   EXTI_EMR_MR10_Msk
 
#define EXTI_EMR_MR11_Msk   (0x1UL << EXTI_EMR_MR11_Pos)
 
#define EXTI_EMR_MR11   EXTI_EMR_MR11_Msk
 
#define EXTI_EMR_MR12_Msk   (0x1UL << EXTI_EMR_MR12_Pos)
 
#define EXTI_EMR_MR12   EXTI_EMR_MR12_Msk
 
#define EXTI_EMR_MR13_Msk   (0x1UL << EXTI_EMR_MR13_Pos)
 
#define EXTI_EMR_MR13   EXTI_EMR_MR13_Msk
 
#define EXTI_EMR_MR14_Msk   (0x1UL << EXTI_EMR_MR14_Pos)
 
#define EXTI_EMR_MR14   EXTI_EMR_MR14_Msk
 
#define EXTI_EMR_MR15_Msk   (0x1UL << EXTI_EMR_MR15_Pos)
 
#define EXTI_EMR_MR15   EXTI_EMR_MR15_Msk
 
#define EXTI_EMR_MR16_Msk   (0x1UL << EXTI_EMR_MR16_Pos)
 
#define EXTI_EMR_MR16   EXTI_EMR_MR16_Msk
 
#define EXTI_EMR_MR17_Msk   (0x1UL << EXTI_EMR_MR17_Pos)
 
#define EXTI_EMR_MR17   EXTI_EMR_MR17_Msk
 
#define EXTI_EMR_MR18_Msk   (0x1UL << EXTI_EMR_MR18_Pos)
 
#define EXTI_EMR_MR18   EXTI_EMR_MR18_Msk
 
#define EXTI_EMR_MR19_Msk   (0x1UL << EXTI_EMR_MR19_Pos)
 
#define EXTI_EMR_MR19   EXTI_EMR_MR19_Msk
 
#define EXTI_EMR_MR20_Msk   (0x1UL << EXTI_EMR_MR20_Pos)
 
#define EXTI_EMR_MR20   EXTI_EMR_MR20_Msk
 
#define EXTI_EMR_MR21_Msk   (0x1UL << EXTI_EMR_MR21_Pos)
 
#define EXTI_EMR_MR21   EXTI_EMR_MR21_Msk
 
#define EXTI_EMR_MR22_Msk   (0x1UL << EXTI_EMR_MR22_Pos)
 
#define EXTI_EMR_MR22   EXTI_EMR_MR22_Msk
 
#define EXTI_EMR_MR23_Msk   (0x1UL << EXTI_EMR_MR23_Pos)
 
#define EXTI_EMR_MR23   EXTI_EMR_MR23_Msk
 
#define EXTI_EMR_MR24_Msk   (0x1UL << EXTI_EMR_MR24_Pos)
 
#define EXTI_EMR_MR24   EXTI_EMR_MR24_Msk
 
#define EXTI_RTSR_TR0_Msk   (0x1UL << EXTI_RTSR_TR0_Pos)
 
#define EXTI_RTSR_TR0   EXTI_RTSR_TR0_Msk
 
#define EXTI_RTSR_TR1_Msk   (0x1UL << EXTI_RTSR_TR1_Pos)
 
#define EXTI_RTSR_TR1   EXTI_RTSR_TR1_Msk
 
#define EXTI_RTSR_TR2_Msk   (0x1UL << EXTI_RTSR_TR2_Pos)
 
#define EXTI_RTSR_TR2   EXTI_RTSR_TR2_Msk
 
#define EXTI_RTSR_TR3_Msk   (0x1UL << EXTI_RTSR_TR3_Pos)
 
#define EXTI_RTSR_TR3   EXTI_RTSR_TR3_Msk
 
#define EXTI_RTSR_TR4_Msk   (0x1UL << EXTI_RTSR_TR4_Pos)
 
#define EXTI_RTSR_TR4   EXTI_RTSR_TR4_Msk
 
#define EXTI_RTSR_TR5_Msk   (0x1UL << EXTI_RTSR_TR5_Pos)
 
#define EXTI_RTSR_TR5   EXTI_RTSR_TR5_Msk
 
#define EXTI_RTSR_TR6_Msk   (0x1UL << EXTI_RTSR_TR6_Pos)
 
#define EXTI_RTSR_TR6   EXTI_RTSR_TR6_Msk
 
#define EXTI_RTSR_TR7_Msk   (0x1UL << EXTI_RTSR_TR7_Pos)
 
#define EXTI_RTSR_TR7   EXTI_RTSR_TR7_Msk
 
#define EXTI_RTSR_TR8_Msk   (0x1UL << EXTI_RTSR_TR8_Pos)
 
#define EXTI_RTSR_TR8   EXTI_RTSR_TR8_Msk
 
#define EXTI_RTSR_TR9_Msk   (0x1UL << EXTI_RTSR_TR9_Pos)
 
#define EXTI_RTSR_TR9   EXTI_RTSR_TR9_Msk
 
#define EXTI_RTSR_TR10_Msk   (0x1UL << EXTI_RTSR_TR10_Pos)
 
#define EXTI_RTSR_TR10   EXTI_RTSR_TR10_Msk
 
#define EXTI_RTSR_TR11_Msk   (0x1UL << EXTI_RTSR_TR11_Pos)
 
#define EXTI_RTSR_TR11   EXTI_RTSR_TR11_Msk
 
#define EXTI_RTSR_TR12_Msk   (0x1UL << EXTI_RTSR_TR12_Pos)
 
#define EXTI_RTSR_TR12   EXTI_RTSR_TR12_Msk
 
#define EXTI_RTSR_TR13_Msk   (0x1UL << EXTI_RTSR_TR13_Pos)
 
#define EXTI_RTSR_TR13   EXTI_RTSR_TR13_Msk
 
#define EXTI_RTSR_TR14_Msk   (0x1UL << EXTI_RTSR_TR14_Pos)
 
#define EXTI_RTSR_TR14   EXTI_RTSR_TR14_Msk
 
#define EXTI_RTSR_TR15_Msk   (0x1UL << EXTI_RTSR_TR15_Pos)
 
#define EXTI_RTSR_TR15   EXTI_RTSR_TR15_Msk
 
#define EXTI_RTSR_TR16_Msk   (0x1UL << EXTI_RTSR_TR16_Pos)
 
#define EXTI_RTSR_TR16   EXTI_RTSR_TR16_Msk
 
#define EXTI_RTSR_TR17_Msk   (0x1UL << EXTI_RTSR_TR17_Pos)
 
#define EXTI_RTSR_TR17   EXTI_RTSR_TR17_Msk
 
#define EXTI_RTSR_TR18_Msk   (0x1UL << EXTI_RTSR_TR18_Pos)
 
#define EXTI_RTSR_TR18   EXTI_RTSR_TR18_Msk
 
#define EXTI_RTSR_TR19_Msk   (0x1UL << EXTI_RTSR_TR19_Pos)
 
#define EXTI_RTSR_TR19   EXTI_RTSR_TR19_Msk
 
#define EXTI_RTSR_TR20_Msk   (0x1UL << EXTI_RTSR_TR20_Pos)
 
#define EXTI_RTSR_TR20   EXTI_RTSR_TR20_Msk
 
#define EXTI_RTSR_TR21_Msk   (0x1UL << EXTI_RTSR_TR21_Pos)
 
#define EXTI_RTSR_TR21   EXTI_RTSR_TR21_Msk
 
#define EXTI_RTSR_TR22_Msk   (0x1UL << EXTI_RTSR_TR22_Pos)
 
#define EXTI_RTSR_TR22   EXTI_RTSR_TR22_Msk
 
#define EXTI_RTSR_TR23_Msk   (0x1UL << EXTI_RTSR_TR23_Pos)
 
#define EXTI_RTSR_TR23   EXTI_RTSR_TR23_Msk
 
#define EXTI_RTSR_TR24_Msk   (0x1UL << EXTI_RTSR_TR24_Pos)
 
#define EXTI_RTSR_TR24   EXTI_RTSR_TR24_Msk
 
#define EXTI_FTSR_TR0_Msk   (0x1UL << EXTI_FTSR_TR0_Pos)
 
#define EXTI_FTSR_TR0   EXTI_FTSR_TR0_Msk
 
#define EXTI_FTSR_TR1_Msk   (0x1UL << EXTI_FTSR_TR1_Pos)
 
#define EXTI_FTSR_TR1   EXTI_FTSR_TR1_Msk
 
#define EXTI_FTSR_TR2_Msk   (0x1UL << EXTI_FTSR_TR2_Pos)
 
#define EXTI_FTSR_TR2   EXTI_FTSR_TR2_Msk
 
#define EXTI_FTSR_TR3_Msk   (0x1UL << EXTI_FTSR_TR3_Pos)
 
#define EXTI_FTSR_TR3   EXTI_FTSR_TR3_Msk
 
#define EXTI_FTSR_TR4_Msk   (0x1UL << EXTI_FTSR_TR4_Pos)
 
#define EXTI_FTSR_TR4   EXTI_FTSR_TR4_Msk
 
#define EXTI_FTSR_TR5_Msk   (0x1UL << EXTI_FTSR_TR5_Pos)
 
#define EXTI_FTSR_TR5   EXTI_FTSR_TR5_Msk
 
#define EXTI_FTSR_TR6_Msk   (0x1UL << EXTI_FTSR_TR6_Pos)
 
#define EXTI_FTSR_TR6   EXTI_FTSR_TR6_Msk
 
#define EXTI_FTSR_TR7_Msk   (0x1UL << EXTI_FTSR_TR7_Pos)
 
#define EXTI_FTSR_TR7   EXTI_FTSR_TR7_Msk
 
#define EXTI_FTSR_TR8_Msk   (0x1UL << EXTI_FTSR_TR8_Pos)
 
#define EXTI_FTSR_TR8   EXTI_FTSR_TR8_Msk
 
#define EXTI_FTSR_TR9_Msk   (0x1UL << EXTI_FTSR_TR9_Pos)
 
#define EXTI_FTSR_TR9   EXTI_FTSR_TR9_Msk
 
#define EXTI_FTSR_TR10_Msk   (0x1UL << EXTI_FTSR_TR10_Pos)
 
#define EXTI_FTSR_TR10   EXTI_FTSR_TR10_Msk
 
#define EXTI_FTSR_TR11_Msk   (0x1UL << EXTI_FTSR_TR11_Pos)
 
#define EXTI_FTSR_TR11   EXTI_FTSR_TR11_Msk
 
#define EXTI_FTSR_TR12_Msk   (0x1UL << EXTI_FTSR_TR12_Pos)
 
#define EXTI_FTSR_TR12   EXTI_FTSR_TR12_Msk
 
#define EXTI_FTSR_TR13_Msk   (0x1UL << EXTI_FTSR_TR13_Pos)
 
#define EXTI_FTSR_TR13   EXTI_FTSR_TR13_Msk
 
#define EXTI_FTSR_TR14_Msk   (0x1UL << EXTI_FTSR_TR14_Pos)
 
#define EXTI_FTSR_TR14   EXTI_FTSR_TR14_Msk
 
#define EXTI_FTSR_TR15_Msk   (0x1UL << EXTI_FTSR_TR15_Pos)
 
#define EXTI_FTSR_TR15   EXTI_FTSR_TR15_Msk
 
#define EXTI_FTSR_TR16_Msk   (0x1UL << EXTI_FTSR_TR16_Pos)
 
#define EXTI_FTSR_TR16   EXTI_FTSR_TR16_Msk
 
#define EXTI_FTSR_TR17_Msk   (0x1UL << EXTI_FTSR_TR17_Pos)
 
#define EXTI_FTSR_TR17   EXTI_FTSR_TR17_Msk
 
#define EXTI_FTSR_TR18_Msk   (0x1UL << EXTI_FTSR_TR18_Pos)
 
#define EXTI_FTSR_TR18   EXTI_FTSR_TR18_Msk
 
#define EXTI_FTSR_TR19_Msk   (0x1UL << EXTI_FTSR_TR19_Pos)
 
#define EXTI_FTSR_TR19   EXTI_FTSR_TR19_Msk
 
#define EXTI_FTSR_TR20_Msk   (0x1UL << EXTI_FTSR_TR20_Pos)
 
#define EXTI_FTSR_TR20   EXTI_FTSR_TR20_Msk
 
#define EXTI_FTSR_TR21_Msk   (0x1UL << EXTI_FTSR_TR21_Pos)
 
#define EXTI_FTSR_TR21   EXTI_FTSR_TR21_Msk
 
#define EXTI_FTSR_TR22_Msk   (0x1UL << EXTI_FTSR_TR22_Pos)
 
#define EXTI_FTSR_TR22   EXTI_FTSR_TR22_Msk
 
#define EXTI_FTSR_TR23_Msk   (0x1UL << EXTI_FTSR_TR23_Pos)
 
#define EXTI_FTSR_TR23   EXTI_FTSR_TR23_Msk
 
#define EXTI_FTSR_TR24_Msk   (0x1UL << EXTI_FTSR_TR24_Pos)
 
#define EXTI_FTSR_TR24   EXTI_FTSR_TR24_Msk
 
#define EXTI_SWIER_SWIER0_Msk   (0x1UL << EXTI_SWIER_SWIER0_Pos)
 
#define EXTI_SWIER_SWIER0   EXTI_SWIER_SWIER0_Msk
 
#define EXTI_SWIER_SWIER1_Msk   (0x1UL << EXTI_SWIER_SWIER1_Pos)
 
#define EXTI_SWIER_SWIER1   EXTI_SWIER_SWIER1_Msk
 
#define EXTI_SWIER_SWIER2_Msk   (0x1UL << EXTI_SWIER_SWIER2_Pos)
 
#define EXTI_SWIER_SWIER2   EXTI_SWIER_SWIER2_Msk
 
#define EXTI_SWIER_SWIER3_Msk   (0x1UL << EXTI_SWIER_SWIER3_Pos)
 
#define EXTI_SWIER_SWIER3   EXTI_SWIER_SWIER3_Msk
 
#define EXTI_SWIER_SWIER4_Msk   (0x1UL << EXTI_SWIER_SWIER4_Pos)
 
#define EXTI_SWIER_SWIER4   EXTI_SWIER_SWIER4_Msk
 
#define EXTI_SWIER_SWIER5_Msk   (0x1UL << EXTI_SWIER_SWIER5_Pos)
 
#define EXTI_SWIER_SWIER5   EXTI_SWIER_SWIER5_Msk
 
#define EXTI_SWIER_SWIER6_Msk   (0x1UL << EXTI_SWIER_SWIER6_Pos)
 
#define EXTI_SWIER_SWIER6   EXTI_SWIER_SWIER6_Msk
 
#define EXTI_SWIER_SWIER7_Msk   (0x1UL << EXTI_SWIER_SWIER7_Pos)
 
#define EXTI_SWIER_SWIER7   EXTI_SWIER_SWIER7_Msk
 
#define EXTI_SWIER_SWIER8_Msk   (0x1UL << EXTI_SWIER_SWIER8_Pos)
 
#define EXTI_SWIER_SWIER8   EXTI_SWIER_SWIER8_Msk
 
#define EXTI_SWIER_SWIER9_Msk   (0x1UL << EXTI_SWIER_SWIER9_Pos)
 
#define EXTI_SWIER_SWIER9   EXTI_SWIER_SWIER9_Msk
 
#define EXTI_SWIER_SWIER10_Msk   (0x1UL << EXTI_SWIER_SWIER10_Pos)
 
#define EXTI_SWIER_SWIER10   EXTI_SWIER_SWIER10_Msk
 
#define EXTI_SWIER_SWIER11_Msk   (0x1UL << EXTI_SWIER_SWIER11_Pos)
 
#define EXTI_SWIER_SWIER11   EXTI_SWIER_SWIER11_Msk
 
#define EXTI_SWIER_SWIER12_Msk   (0x1UL << EXTI_SWIER_SWIER12_Pos)
 
#define EXTI_SWIER_SWIER12   EXTI_SWIER_SWIER12_Msk
 
#define EXTI_SWIER_SWIER13_Msk   (0x1UL << EXTI_SWIER_SWIER13_Pos)
 
#define EXTI_SWIER_SWIER13   EXTI_SWIER_SWIER13_Msk
 
#define EXTI_SWIER_SWIER14_Msk   (0x1UL << EXTI_SWIER_SWIER14_Pos)
 
#define EXTI_SWIER_SWIER14   EXTI_SWIER_SWIER14_Msk
 
#define EXTI_SWIER_SWIER15_Msk   (0x1UL << EXTI_SWIER_SWIER15_Pos)
 
#define EXTI_SWIER_SWIER15   EXTI_SWIER_SWIER15_Msk
 
#define EXTI_SWIER_SWIER16_Msk   (0x1UL << EXTI_SWIER_SWIER16_Pos)
 
#define EXTI_SWIER_SWIER16   EXTI_SWIER_SWIER16_Msk
 
#define EXTI_SWIER_SWIER17_Msk   (0x1UL << EXTI_SWIER_SWIER17_Pos)
 
#define EXTI_SWIER_SWIER17   EXTI_SWIER_SWIER17_Msk
 
#define EXTI_SWIER_SWIER18_Msk   (0x1UL << EXTI_SWIER_SWIER18_Pos)
 
#define EXTI_SWIER_SWIER18   EXTI_SWIER_SWIER18_Msk
 
#define EXTI_SWIER_SWIER19_Msk   (0x1UL << EXTI_SWIER_SWIER19_Pos)
 
#define EXTI_SWIER_SWIER19   EXTI_SWIER_SWIER19_Msk
 
#define EXTI_SWIER_SWIER20_Msk   (0x1UL << EXTI_SWIER_SWIER20_Pos)
 
#define EXTI_SWIER_SWIER20   EXTI_SWIER_SWIER20_Msk
 
#define EXTI_SWIER_SWIER21_Msk   (0x1UL << EXTI_SWIER_SWIER21_Pos)
 
#define EXTI_SWIER_SWIER21   EXTI_SWIER_SWIER21_Msk
 
#define EXTI_SWIER_SWIER22_Msk   (0x1UL << EXTI_SWIER_SWIER22_Pos)
 
#define EXTI_SWIER_SWIER22   EXTI_SWIER_SWIER22_Msk
 
#define EXTI_SWIER_SWIER23_Msk   (0x1UL << EXTI_SWIER_SWIER23_Pos)
 
#define EXTI_SWIER_SWIER23   EXTI_SWIER_SWIER23_Msk
 
#define EXTI_SWIER_SWIER24_Msk   (0x1UL << EXTI_SWIER_SWIER24_Pos)
 
#define EXTI_SWIER_SWIER24   EXTI_SWIER_SWIER24_Msk
 
#define EXTI_PR_PR0_Msk   (0x1UL << EXTI_PR_PR0_Pos)
 
#define EXTI_PR_PR0   EXTI_PR_PR0_Msk
 
#define EXTI_PR_PR1_Msk   (0x1UL << EXTI_PR_PR1_Pos)
 
#define EXTI_PR_PR1   EXTI_PR_PR1_Msk
 
#define EXTI_PR_PR2_Msk   (0x1UL << EXTI_PR_PR2_Pos)
 
#define EXTI_PR_PR2   EXTI_PR_PR2_Msk
 
#define EXTI_PR_PR3_Msk   (0x1UL << EXTI_PR_PR3_Pos)
 
#define EXTI_PR_PR3   EXTI_PR_PR3_Msk
 
#define EXTI_PR_PR4_Msk   (0x1UL << EXTI_PR_PR4_Pos)
 
#define EXTI_PR_PR4   EXTI_PR_PR4_Msk
 
#define EXTI_PR_PR5_Msk   (0x1UL << EXTI_PR_PR5_Pos)
 
#define EXTI_PR_PR5   EXTI_PR_PR5_Msk
 
#define EXTI_PR_PR6_Msk   (0x1UL << EXTI_PR_PR6_Pos)
 
#define EXTI_PR_PR6   EXTI_PR_PR6_Msk
 
#define EXTI_PR_PR7_Msk   (0x1UL << EXTI_PR_PR7_Pos)
 
#define EXTI_PR_PR7   EXTI_PR_PR7_Msk
 
#define EXTI_PR_PR8_Msk   (0x1UL << EXTI_PR_PR8_Pos)
 
#define EXTI_PR_PR8   EXTI_PR_PR8_Msk
 
#define EXTI_PR_PR9_Msk   (0x1UL << EXTI_PR_PR9_Pos)
 
#define EXTI_PR_PR9   EXTI_PR_PR9_Msk
 
#define EXTI_PR_PR10_Msk   (0x1UL << EXTI_PR_PR10_Pos)
 
#define EXTI_PR_PR10   EXTI_PR_PR10_Msk
 
#define EXTI_PR_PR11_Msk   (0x1UL << EXTI_PR_PR11_Pos)
 
#define EXTI_PR_PR11   EXTI_PR_PR11_Msk
 
#define EXTI_PR_PR12_Msk   (0x1UL << EXTI_PR_PR12_Pos)
 
#define EXTI_PR_PR12   EXTI_PR_PR12_Msk
 
#define EXTI_PR_PR13_Msk   (0x1UL << EXTI_PR_PR13_Pos)
 
#define EXTI_PR_PR13   EXTI_PR_PR13_Msk
 
#define EXTI_PR_PR14_Msk   (0x1UL << EXTI_PR_PR14_Pos)
 
#define EXTI_PR_PR14   EXTI_PR_PR14_Msk
 
#define EXTI_PR_PR15_Msk   (0x1UL << EXTI_PR_PR15_Pos)
 
#define EXTI_PR_PR15   EXTI_PR_PR15_Msk
 
#define EXTI_PR_PR16_Msk   (0x1UL << EXTI_PR_PR16_Pos)
 
#define EXTI_PR_PR16   EXTI_PR_PR16_Msk
 
#define EXTI_PR_PR17_Msk   (0x1UL << EXTI_PR_PR17_Pos)
 
#define EXTI_PR_PR17   EXTI_PR_PR17_Msk
 
#define EXTI_PR_PR18_Msk   (0x1UL << EXTI_PR_PR18_Pos)
 
#define EXTI_PR_PR18   EXTI_PR_PR18_Msk
 
#define EXTI_PR_PR19_Msk   (0x1UL << EXTI_PR_PR19_Pos)
 
#define EXTI_PR_PR19   EXTI_PR_PR19_Msk
 
#define EXTI_PR_PR20_Msk   (0x1UL << EXTI_PR_PR20_Pos)
 
#define EXTI_PR_PR20   EXTI_PR_PR20_Msk
 
#define EXTI_PR_PR21_Msk   (0x1UL << EXTI_PR_PR21_Pos)
 
#define EXTI_PR_PR21   EXTI_PR_PR21_Msk
 
#define EXTI_PR_PR22_Msk   (0x1UL << EXTI_PR_PR22_Pos)
 
#define EXTI_PR_PR22   EXTI_PR_PR22_Msk
 
#define EXTI_PR_PR23_Msk   (0x1UL << EXTI_PR_PR23_Pos)
 
#define EXTI_PR_PR23   EXTI_PR_PR23_Msk
 
#define EXTI_PR_PR24_Msk   (0x1UL << EXTI_PR_PR24_Pos)
 
#define EXTI_PR_PR24   EXTI_PR_PR24_Msk
 
#define FLASH_ACR_LATENCY_Msk   (0xFUL << FLASH_ACR_LATENCY_Pos)
 
#define FLASH_ACR_PRFTEN_Msk   (0x1UL << FLASH_ACR_PRFTEN_Pos)
 
#define FLASH_ACR_ARTEN_Msk   (0x1UL << FLASH_ACR_ARTEN_Pos)
 
#define FLASH_ACR_ARTRST_Msk   (0x1UL << FLASH_ACR_ARTRST_Pos)
 
#define FLASH_SR_EOP_Msk   (0x1UL << FLASH_SR_EOP_Pos)
 
#define FLASH_SR_OPERR_Msk   (0x1UL << FLASH_SR_OPERR_Pos)
 
#define FLASH_SR_WRPERR_Msk   (0x1UL << FLASH_SR_WRPERR_Pos)
 
#define FLASH_SR_PGAERR_Msk   (0x1UL << FLASH_SR_PGAERR_Pos)
 
#define FLASH_SR_PGPERR_Msk   (0x1UL << FLASH_SR_PGPERR_Pos)
 
#define FLASH_SR_ERSERR_Msk   (0x1UL << FLASH_SR_ERSERR_Pos)
 
#define FLASH_SR_BSY_Msk   (0x1UL << FLASH_SR_BSY_Pos)
 
#define FLASH_CR_PG_Msk   (0x1UL << FLASH_CR_PG_Pos)
 
#define FLASH_CR_SER_Msk   (0x1UL << FLASH_CR_SER_Pos)
 
#define FLASH_CR_MER_Msk   (0x1UL << FLASH_CR_MER_Pos)
 
#define FLASH_CR_SNB_Msk   (0x1FUL << FLASH_CR_SNB_Pos)
 
#define FLASH_CR_PSIZE_Msk   (0x3UL << FLASH_CR_PSIZE_Pos)
 
#define FLASH_CR_PSIZE_0   (0x1UL << FLASH_CR_PSIZE_Pos)
 
#define FLASH_CR_PSIZE_1   (0x2UL << FLASH_CR_PSIZE_Pos)
 
#define FLASH_CR_MER2_Msk   (0x1UL << FLASH_CR_MER2_Pos)
 
#define FLASH_CR_STRT_Msk   (0x1UL << FLASH_CR_STRT_Pos)
 
#define FLASH_CR_EOPIE_Msk   (0x1UL << FLASH_CR_EOPIE_Pos)
 
#define FLASH_CR_ERRIE_Msk   (0x1UL << FLASH_CR_ERRIE_Pos)
 
#define FLASH_CR_LOCK_Msk   (0x1UL << FLASH_CR_LOCK_Pos)
 
#define FLASH_OPTCR_OPTLOCK_Msk   (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)
 
#define FLASH_OPTCR_OPTSTRT_Msk   (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)
 
#define FLASH_OPTCR_BOR_LEV_Msk   (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)
 
#define FLASH_OPTCR_BOR_LEV_0   (0x1UL << FLASH_OPTCR_BOR_LEV_Pos)
 
#define FLASH_OPTCR_BOR_LEV_1   (0x2UL << FLASH_OPTCR_BOR_LEV_Pos)
 
#define FLASH_OPTCR_WWDG_SW_Msk   (0x1UL << FLASH_OPTCR_WWDG_SW_Pos)
 
#define FLASH_OPTCR_IWDG_SW_Msk   (0x1UL << FLASH_OPTCR_IWDG_SW_Pos)
 
#define FLASH_OPTCR_nRST_STOP_Msk   (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)
 
#define FLASH_OPTCR_nRST_STDBY_Msk   (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)
 
#define FLASH_OPTCR_RDP_Msk   (0xFFUL << FLASH_OPTCR_RDP_Pos)
 
#define FLASH_OPTCR_RDP_0   (0x01UL << FLASH_OPTCR_RDP_Pos)
 
#define FLASH_OPTCR_RDP_1   (0x02UL << FLASH_OPTCR_RDP_Pos)
 
#define FLASH_OPTCR_RDP_2   (0x04UL << FLASH_OPTCR_RDP_Pos)
 
#define FLASH_OPTCR_RDP_3   (0x08UL << FLASH_OPTCR_RDP_Pos)
 
#define FLASH_OPTCR_RDP_4   (0x10UL << FLASH_OPTCR_RDP_Pos)
 
#define FLASH_OPTCR_RDP_5   (0x20UL << FLASH_OPTCR_RDP_Pos)
 
#define FLASH_OPTCR_RDP_6   (0x40UL << FLASH_OPTCR_RDP_Pos)
 
#define FLASH_OPTCR_RDP_7   (0x80UL << FLASH_OPTCR_RDP_Pos)
 
#define FLASH_OPTCR_nWRP_Msk   (0xFFFUL << FLASH_OPTCR_nWRP_Pos)
 
#define FLASH_OPTCR_nDBOOT_Msk   (0x1UL << FLASH_OPTCR_nDBOOT_Pos)
 
#define FLASH_OPTCR_nDBANK_Msk   (0x1UL << FLASH_OPTCR_nDBANK_Pos)
 
#define FLASH_OPTCR_IWDG_STDBY_Msk   (0x1UL << FLASH_OPTCR_IWDG_STDBY_Pos)
 
#define FLASH_OPTCR_IWDG_STOP_Msk   (0x1UL << FLASH_OPTCR_IWDG_STOP_Pos)
 
#define FLASH_OPTCR1_BOOT_ADD0_Msk   (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD0_Pos)
 
#define FLASH_OPTCR1_BOOT_ADD1_Msk   (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD1_Pos)
 
#define FMC_BCR1_MBKEN_Msk   (0x1UL << FMC_BCR1_MBKEN_Pos)
 
#define FMC_BCR1_MBKEN   FMC_BCR1_MBKEN_Msk
 
#define FMC_BCR1_MUXEN_Msk   (0x1UL << FMC_BCR1_MUXEN_Pos)
 
#define FMC_BCR1_MUXEN   FMC_BCR1_MUXEN_Msk
 
#define FMC_BCR1_MTYP_Msk   (0x3UL << FMC_BCR1_MTYP_Pos)
 
#define FMC_BCR1_MTYP   FMC_BCR1_MTYP_Msk
 
#define FMC_BCR1_MTYP_0   (0x1UL << FMC_BCR1_MTYP_Pos)
 
#define FMC_BCR1_MTYP_1   (0x2UL << FMC_BCR1_MTYP_Pos)
 
#define FMC_BCR1_MWID_Msk   (0x3UL << FMC_BCR1_MWID_Pos)
 
#define FMC_BCR1_MWID   FMC_BCR1_MWID_Msk
 
#define FMC_BCR1_MWID_0   (0x1UL << FMC_BCR1_MWID_Pos)
 
#define FMC_BCR1_MWID_1   (0x2UL << FMC_BCR1_MWID_Pos)
 
#define FMC_BCR1_FACCEN_Msk   (0x1UL << FMC_BCR1_FACCEN_Pos)
 
#define FMC_BCR1_FACCEN   FMC_BCR1_FACCEN_Msk
 
#define FMC_BCR1_BURSTEN_Msk   (0x1UL << FMC_BCR1_BURSTEN_Pos)
 
#define FMC_BCR1_BURSTEN   FMC_BCR1_BURSTEN_Msk
 
#define FMC_BCR1_WAITPOL_Msk   (0x1UL << FMC_BCR1_WAITPOL_Pos)
 
#define FMC_BCR1_WAITPOL   FMC_BCR1_WAITPOL_Msk
 
#define FMC_BCR1_WRAPMOD_Msk   (0x1UL << FMC_BCR1_WRAPMOD_Pos)
 
#define FMC_BCR1_WRAPMOD   FMC_BCR1_WRAPMOD_Msk
 
#define FMC_BCR1_WAITCFG_Msk   (0x1UL << FMC_BCR1_WAITCFG_Pos)
 
#define FMC_BCR1_WAITCFG   FMC_BCR1_WAITCFG_Msk
 
#define FMC_BCR1_WREN_Msk   (0x1UL << FMC_BCR1_WREN_Pos)
 
#define FMC_BCR1_WREN   FMC_BCR1_WREN_Msk
 
#define FMC_BCR1_WAITEN_Msk   (0x1UL << FMC_BCR1_WAITEN_Pos)
 
#define FMC_BCR1_WAITEN   FMC_BCR1_WAITEN_Msk
 
#define FMC_BCR1_EXTMOD_Msk   (0x1UL << FMC_BCR1_EXTMOD_Pos)
 
#define FMC_BCR1_EXTMOD   FMC_BCR1_EXTMOD_Msk
 
#define FMC_BCR1_ASYNCWAIT_Msk   (0x1UL << FMC_BCR1_ASYNCWAIT_Pos)
 
#define FMC_BCR1_ASYNCWAIT   FMC_BCR1_ASYNCWAIT_Msk
 
#define FMC_BCR1_CPSIZE_Msk   (0x7UL << FMC_BCR1_CPSIZE_Pos)
 
#define FMC_BCR1_CPSIZE   FMC_BCR1_CPSIZE_Msk
 
#define FMC_BCR1_CPSIZE_0   (0x1UL << FMC_BCR1_CPSIZE_Pos)
 
#define FMC_BCR1_CPSIZE_1   (0x2UL << FMC_BCR1_CPSIZE_Pos)
 
#define FMC_BCR1_CPSIZE_2   (0x4UL << FMC_BCR1_CPSIZE_Pos)
 
#define FMC_BCR1_CBURSTRW_Msk   (0x1UL << FMC_BCR1_CBURSTRW_Pos)
 
#define FMC_BCR1_CBURSTRW   FMC_BCR1_CBURSTRW_Msk
 
#define FMC_BCR1_CCLKEN_Msk   (0x1UL << FMC_BCR1_CCLKEN_Pos)
 
#define FMC_BCR1_CCLKEN   FMC_BCR1_CCLKEN_Msk
 
#define FMC_BCR1_WFDIS_Msk   (0x1UL << FMC_BCR1_WFDIS_Pos)
 
#define FMC_BCR1_WFDIS   FMC_BCR1_WFDIS_Msk
 
#define FMC_BCR2_MBKEN_Msk   (0x1UL << FMC_BCR2_MBKEN_Pos)
 
#define FMC_BCR2_MBKEN   FMC_BCR2_MBKEN_Msk
 
#define FMC_BCR2_MUXEN_Msk   (0x1UL << FMC_BCR2_MUXEN_Pos)
 
#define FMC_BCR2_MUXEN   FMC_BCR2_MUXEN_Msk
 
#define FMC_BCR2_MTYP_Msk   (0x3UL << FMC_BCR2_MTYP_Pos)
 
#define FMC_BCR2_MTYP   FMC_BCR2_MTYP_Msk
 
#define FMC_BCR2_MTYP_0   (0x1UL << FMC_BCR2_MTYP_Pos)
 
#define FMC_BCR2_MTYP_1   (0x2UL << FMC_BCR2_MTYP_Pos)
 
#define FMC_BCR2_MWID_Msk   (0x3UL << FMC_BCR2_MWID_Pos)
 
#define FMC_BCR2_MWID   FMC_BCR2_MWID_Msk
 
#define FMC_BCR2_MWID_0   (0x1UL << FMC_BCR2_MWID_Pos)
 
#define FMC_BCR2_MWID_1   (0x2UL << FMC_BCR2_MWID_Pos)
 
#define FMC_BCR2_FACCEN_Msk   (0x1UL << FMC_BCR2_FACCEN_Pos)
 
#define FMC_BCR2_FACCEN   FMC_BCR2_FACCEN_Msk
 
#define FMC_BCR2_BURSTEN_Msk   (0x1UL << FMC_BCR2_BURSTEN_Pos)
 
#define FMC_BCR2_BURSTEN   FMC_BCR2_BURSTEN_Msk
 
#define FMC_BCR2_WAITPOL_Msk   (0x1UL << FMC_BCR2_WAITPOL_Pos)
 
#define FMC_BCR2_WAITPOL   FMC_BCR2_WAITPOL_Msk
 
#define FMC_BCR2_WRAPMOD_Msk   (0x1UL << FMC_BCR2_WRAPMOD_Pos)
 
#define FMC_BCR2_WRAPMOD   FMC_BCR2_WRAPMOD_Msk
 
#define FMC_BCR2_WAITCFG_Msk   (0x1UL << FMC_BCR2_WAITCFG_Pos)
 
#define FMC_BCR2_WAITCFG   FMC_BCR2_WAITCFG_Msk
 
#define FMC_BCR2_WREN_Msk   (0x1UL << FMC_BCR2_WREN_Pos)
 
#define FMC_BCR2_WREN   FMC_BCR2_WREN_Msk
 
#define FMC_BCR2_WAITEN_Msk   (0x1UL << FMC_BCR2_WAITEN_Pos)
 
#define FMC_BCR2_WAITEN   FMC_BCR2_WAITEN_Msk
 
#define FMC_BCR2_EXTMOD_Msk   (0x1UL << FMC_BCR2_EXTMOD_Pos)
 
#define FMC_BCR2_EXTMOD   FMC_BCR2_EXTMOD_Msk
 
#define FMC_BCR2_ASYNCWAIT_Msk   (0x1UL << FMC_BCR2_ASYNCWAIT_Pos)
 
#define FMC_BCR2_ASYNCWAIT   FMC_BCR2_ASYNCWAIT_Msk
 
#define FMC_BCR2_CPSIZE_Msk   (0x7UL << FMC_BCR2_CPSIZE_Pos)
 
#define FMC_BCR2_CPSIZE   FMC_BCR2_CPSIZE_Msk
 
#define FMC_BCR2_CPSIZE_0   (0x1UL << FMC_BCR2_CPSIZE_Pos)
 
#define FMC_BCR2_CPSIZE_1   (0x2UL << FMC_BCR2_CPSIZE_Pos)
 
#define FMC_BCR2_CPSIZE_2   (0x4UL << FMC_BCR2_CPSIZE_Pos)
 
#define FMC_BCR2_CBURSTRW_Msk   (0x1UL << FMC_BCR2_CBURSTRW_Pos)
 
#define FMC_BCR2_CBURSTRW   FMC_BCR2_CBURSTRW_Msk
 
#define FMC_BCR3_MBKEN_Msk   (0x1UL << FMC_BCR3_MBKEN_Pos)
 
#define FMC_BCR3_MBKEN   FMC_BCR3_MBKEN_Msk
 
#define FMC_BCR3_MUXEN_Msk   (0x1UL << FMC_BCR3_MUXEN_Pos)
 
#define FMC_BCR3_MUXEN   FMC_BCR3_MUXEN_Msk
 
#define FMC_BCR3_MTYP_Msk   (0x3UL << FMC_BCR3_MTYP_Pos)
 
#define FMC_BCR3_MTYP   FMC_BCR3_MTYP_Msk
 
#define FMC_BCR3_MTYP_0   (0x1UL << FMC_BCR3_MTYP_Pos)
 
#define FMC_BCR3_MTYP_1   (0x2UL << FMC_BCR3_MTYP_Pos)
 
#define FMC_BCR3_MWID_Msk   (0x3UL << FMC_BCR3_MWID_Pos)
 
#define FMC_BCR3_MWID   FMC_BCR3_MWID_Msk
 
#define FMC_BCR3_MWID_0   (0x1UL << FMC_BCR3_MWID_Pos)
 
#define FMC_BCR3_MWID_1   (0x2UL << FMC_BCR3_MWID_Pos)
 
#define FMC_BCR3_FACCEN_Msk   (0x1UL << FMC_BCR3_FACCEN_Pos)
 
#define FMC_BCR3_FACCEN   FMC_BCR3_FACCEN_Msk
 
#define FMC_BCR3_BURSTEN_Msk   (0x1UL << FMC_BCR3_BURSTEN_Pos)
 
#define FMC_BCR3_BURSTEN   FMC_BCR3_BURSTEN_Msk
 
#define FMC_BCR3_WAITPOL_Msk   (0x1UL << FMC_BCR3_WAITPOL_Pos)
 
#define FMC_BCR3_WAITPOL   FMC_BCR3_WAITPOL_Msk
 
#define FMC_BCR3_WRAPMOD_Msk   (0x1UL << FMC_BCR3_WRAPMOD_Pos)
 
#define FMC_BCR3_WRAPMOD   FMC_BCR3_WRAPMOD_Msk
 
#define FMC_BCR3_WAITCFG_Msk   (0x1UL << FMC_BCR3_WAITCFG_Pos)
 
#define FMC_BCR3_WAITCFG   FMC_BCR3_WAITCFG_Msk
 
#define FMC_BCR3_WREN_Msk   (0x1UL << FMC_BCR3_WREN_Pos)
 
#define FMC_BCR3_WREN   FMC_BCR3_WREN_Msk
 
#define FMC_BCR3_WAITEN_Msk   (0x1UL << FMC_BCR3_WAITEN_Pos)
 
#define FMC_BCR3_WAITEN   FMC_BCR3_WAITEN_Msk
 
#define FMC_BCR3_EXTMOD_Msk   (0x1UL << FMC_BCR3_EXTMOD_Pos)
 
#define FMC_BCR3_EXTMOD   FMC_BCR3_EXTMOD_Msk
 
#define FMC_BCR3_ASYNCWAIT_Msk   (0x1UL << FMC_BCR3_ASYNCWAIT_Pos)
 
#define FMC_BCR3_ASYNCWAIT   FMC_BCR3_ASYNCWAIT_Msk
 
#define FMC_BCR3_CPSIZE_Msk   (0x7UL << FMC_BCR3_CPSIZE_Pos)
 
#define FMC_BCR3_CPSIZE   FMC_BCR3_CPSIZE_Msk
 
#define FMC_BCR3_CPSIZE_0   (0x1UL << FMC_BCR3_CPSIZE_Pos)
 
#define FMC_BCR3_CPSIZE_1   (0x2UL << FMC_BCR3_CPSIZE_Pos)
 
#define FMC_BCR3_CPSIZE_2   (0x4UL << FMC_BCR3_CPSIZE_Pos)
 
#define FMC_BCR3_CBURSTRW_Msk   (0x1UL << FMC_BCR3_CBURSTRW_Pos)
 
#define FMC_BCR3_CBURSTRW   FMC_BCR3_CBURSTRW_Msk
 
#define FMC_BCR4_MBKEN_Msk   (0x1UL << FMC_BCR4_MBKEN_Pos)
 
#define FMC_BCR4_MBKEN   FMC_BCR4_MBKEN_Msk
 
#define FMC_BCR4_MUXEN_Msk   (0x1UL << FMC_BCR4_MUXEN_Pos)
 
#define FMC_BCR4_MUXEN   FMC_BCR4_MUXEN_Msk
 
#define FMC_BCR4_MTYP_Msk   (0x3UL << FMC_BCR4_MTYP_Pos)
 
#define FMC_BCR4_MTYP   FMC_BCR4_MTYP_Msk
 
#define FMC_BCR4_MTYP_0   (0x1UL << FMC_BCR4_MTYP_Pos)
 
#define FMC_BCR4_MTYP_1   (0x2UL << FMC_BCR4_MTYP_Pos)
 
#define FMC_BCR4_MWID_Msk   (0x3UL << FMC_BCR4_MWID_Pos)
 
#define FMC_BCR4_MWID   FMC_BCR4_MWID_Msk
 
#define FMC_BCR4_MWID_0   (0x1UL << FMC_BCR4_MWID_Pos)
 
#define FMC_BCR4_MWID_1   (0x2UL << FMC_BCR4_MWID_Pos)
 
#define FMC_BCR4_FACCEN_Msk   (0x1UL << FMC_BCR4_FACCEN_Pos)
 
#define FMC_BCR4_FACCEN   FMC_BCR4_FACCEN_Msk
 
#define FMC_BCR4_BURSTEN_Msk   (0x1UL << FMC_BCR4_BURSTEN_Pos)
 
#define FMC_BCR4_BURSTEN   FMC_BCR4_BURSTEN_Msk
 
#define FMC_BCR4_WAITPOL_Msk   (0x1UL << FMC_BCR4_WAITPOL_Pos)
 
#define FMC_BCR4_WAITPOL   FMC_BCR4_WAITPOL_Msk
 
#define FMC_BCR4_WRAPMOD_Msk   (0x1UL << FMC_BCR4_WRAPMOD_Pos)
 
#define FMC_BCR4_WRAPMOD   FMC_BCR4_WRAPMOD_Msk
 
#define FMC_BCR4_WAITCFG_Msk   (0x1UL << FMC_BCR4_WAITCFG_Pos)
 
#define FMC_BCR4_WAITCFG   FMC_BCR4_WAITCFG_Msk
 
#define FMC_BCR4_WREN_Msk   (0x1UL << FMC_BCR4_WREN_Pos)
 
#define FMC_BCR4_WREN   FMC_BCR4_WREN_Msk
 
#define FMC_BCR4_WAITEN_Msk   (0x1UL << FMC_BCR4_WAITEN_Pos)
 
#define FMC_BCR4_WAITEN   FMC_BCR4_WAITEN_Msk
 
#define FMC_BCR4_EXTMOD_Msk   (0x1UL << FMC_BCR4_EXTMOD_Pos)
 
#define FMC_BCR4_EXTMOD   FMC_BCR4_EXTMOD_Msk
 
#define FMC_BCR4_ASYNCWAIT_Msk   (0x1UL << FMC_BCR4_ASYNCWAIT_Pos)
 
#define FMC_BCR4_ASYNCWAIT   FMC_BCR4_ASYNCWAIT_Msk
 
#define FMC_BCR4_CPSIZE_Msk   (0x7UL << FMC_BCR4_CPSIZE_Pos)
 
#define FMC_BCR4_CPSIZE   FMC_BCR4_CPSIZE_Msk
 
#define FMC_BCR4_CPSIZE_0   (0x1UL << FMC_BCR4_CPSIZE_Pos)
 
#define FMC_BCR4_CPSIZE_1   (0x2UL << FMC_BCR4_CPSIZE_Pos)
 
#define FMC_BCR4_CPSIZE_2   (0x4UL << FMC_BCR4_CPSIZE_Pos)
 
#define FMC_BCR4_CBURSTRW_Msk   (0x1UL << FMC_BCR4_CBURSTRW_Pos)
 
#define FMC_BCR4_CBURSTRW   FMC_BCR4_CBURSTRW_Msk
 
#define FMC_BTR1_ADDSET_Msk   (0xFUL << FMC_BTR1_ADDSET_Pos)
 
#define FMC_BTR1_ADDSET   FMC_BTR1_ADDSET_Msk
 
#define FMC_BTR1_ADDSET_0   (0x1UL << FMC_BTR1_ADDSET_Pos)
 
#define FMC_BTR1_ADDSET_1   (0x2UL << FMC_BTR1_ADDSET_Pos)
 
#define FMC_BTR1_ADDSET_2   (0x4UL << FMC_BTR1_ADDSET_Pos)
 
#define FMC_BTR1_ADDSET_3   (0x8UL << FMC_BTR1_ADDSET_Pos)
 
#define FMC_BTR1_ADDHLD_Msk   (0xFUL << FMC_BTR1_ADDHLD_Pos)
 
#define FMC_BTR1_ADDHLD   FMC_BTR1_ADDHLD_Msk
 
#define FMC_BTR1_ADDHLD_0   (0x1UL << FMC_BTR1_ADDHLD_Pos)
 
#define FMC_BTR1_ADDHLD_1   (0x2UL << FMC_BTR1_ADDHLD_Pos)
 
#define FMC_BTR1_ADDHLD_2   (0x4UL << FMC_BTR1_ADDHLD_Pos)
 
#define FMC_BTR1_ADDHLD_3   (0x8UL << FMC_BTR1_ADDHLD_Pos)
 
#define FMC_BTR1_DATAST_Msk   (0xFFUL << FMC_BTR1_DATAST_Pos)
 
#define FMC_BTR1_DATAST   FMC_BTR1_DATAST_Msk
 
#define FMC_BTR1_DATAST_0   (0x01UL << FMC_BTR1_DATAST_Pos)
 
#define FMC_BTR1_DATAST_1   (0x02UL << FMC_BTR1_DATAST_Pos)
 
#define FMC_BTR1_DATAST_2   (0x04UL << FMC_BTR1_DATAST_Pos)
 
#define FMC_BTR1_DATAST_3   (0x08UL << FMC_BTR1_DATAST_Pos)
 
#define FMC_BTR1_DATAST_4   (0x10UL << FMC_BTR1_DATAST_Pos)
 
#define FMC_BTR1_DATAST_5   (0x20UL << FMC_BTR1_DATAST_Pos)
 
#define FMC_BTR1_DATAST_6   (0x40UL << FMC_BTR1_DATAST_Pos)
 
#define FMC_BTR1_DATAST_7   (0x80UL << FMC_BTR1_DATAST_Pos)
 
#define FMC_BTR1_BUSTURN_Msk   (0xFUL << FMC_BTR1_BUSTURN_Pos)
 
#define FMC_BTR1_BUSTURN   FMC_BTR1_BUSTURN_Msk
 
#define FMC_BTR1_BUSTURN_0   (0x1UL << FMC_BTR1_BUSTURN_Pos)
 
#define FMC_BTR1_BUSTURN_1   (0x2UL << FMC_BTR1_BUSTURN_Pos)
 
#define FMC_BTR1_BUSTURN_2   (0x4UL << FMC_BTR1_BUSTURN_Pos)
 
#define FMC_BTR1_BUSTURN_3   (0x8UL << FMC_BTR1_BUSTURN_Pos)
 
#define FMC_BTR1_CLKDIV_Msk   (0xFUL << FMC_BTR1_CLKDIV_Pos)
 
#define FMC_BTR1_CLKDIV   FMC_BTR1_CLKDIV_Msk
 
#define FMC_BTR1_CLKDIV_0   (0x1UL << FMC_BTR1_CLKDIV_Pos)
 
#define FMC_BTR1_CLKDIV_1   (0x2UL << FMC_BTR1_CLKDIV_Pos)
 
#define FMC_BTR1_CLKDIV_2   (0x4UL << FMC_BTR1_CLKDIV_Pos)
 
#define FMC_BTR1_CLKDIV_3   (0x8UL << FMC_BTR1_CLKDIV_Pos)
 
#define FMC_BTR1_DATLAT_Msk   (0xFUL << FMC_BTR1_DATLAT_Pos)
 
#define FMC_BTR1_DATLAT   FMC_BTR1_DATLAT_Msk
 
#define FMC_BTR1_DATLAT_0   (0x1UL << FMC_BTR1_DATLAT_Pos)
 
#define FMC_BTR1_DATLAT_1   (0x2UL << FMC_BTR1_DATLAT_Pos)
 
#define FMC_BTR1_DATLAT_2   (0x4UL << FMC_BTR1_DATLAT_Pos)
 
#define FMC_BTR1_DATLAT_3   (0x8UL << FMC_BTR1_DATLAT_Pos)
 
#define FMC_BTR1_ACCMOD_Msk   (0x3UL << FMC_BTR1_ACCMOD_Pos)
 
#define FMC_BTR1_ACCMOD   FMC_BTR1_ACCMOD_Msk
 
#define FMC_BTR1_ACCMOD_0   (0x1UL << FMC_BTR1_ACCMOD_Pos)
 
#define FMC_BTR1_ACCMOD_1   (0x2UL << FMC_BTR1_ACCMOD_Pos)
 
#define FMC_BTR2_ADDSET_Msk   (0xFUL << FMC_BTR2_ADDSET_Pos)
 
#define FMC_BTR2_ADDSET   FMC_BTR2_ADDSET_Msk
 
#define FMC_BTR2_ADDSET_0   (0x1UL << FMC_BTR2_ADDSET_Pos)
 
#define FMC_BTR2_ADDSET_1   (0x2UL << FMC_BTR2_ADDSET_Pos)
 
#define FMC_BTR2_ADDSET_2   (0x4UL << FMC_BTR2_ADDSET_Pos)
 
#define FMC_BTR2_ADDSET_3   (0x8UL << FMC_BTR2_ADDSET_Pos)
 
#define FMC_BTR2_ADDHLD_Msk   (0xFUL << FMC_BTR2_ADDHLD_Pos)
 
#define FMC_BTR2_ADDHLD   FMC_BTR2_ADDHLD_Msk
 
#define FMC_BTR2_ADDHLD_0   (0x1UL << FMC_BTR2_ADDHLD_Pos)
 
#define FMC_BTR2_ADDHLD_1   (0x2UL << FMC_BTR2_ADDHLD_Pos)
 
#define FMC_BTR2_ADDHLD_2   (0x4UL << FMC_BTR2_ADDHLD_Pos)
 
#define FMC_BTR2_ADDHLD_3   (0x8UL << FMC_BTR2_ADDHLD_Pos)
 
#define FMC_BTR2_DATAST_Msk   (0xFFUL << FMC_BTR2_DATAST_Pos)
 
#define FMC_BTR2_DATAST   FMC_BTR2_DATAST_Msk
 
#define FMC_BTR2_DATAST_0   (0x01UL << FMC_BTR2_DATAST_Pos)
 
#define FMC_BTR2_DATAST_1   (0x02UL << FMC_BTR2_DATAST_Pos)
 
#define FMC_BTR2_DATAST_2   (0x04UL << FMC_BTR2_DATAST_Pos)
 
#define FMC_BTR2_DATAST_3   (0x08UL << FMC_BTR2_DATAST_Pos)
 
#define FMC_BTR2_DATAST_4   (0x10UL << FMC_BTR2_DATAST_Pos)
 
#define FMC_BTR2_DATAST_5   (0x20UL << FMC_BTR2_DATAST_Pos)
 
#define FMC_BTR2_DATAST_6   (0x40UL << FMC_BTR2_DATAST_Pos)
 
#define FMC_BTR2_DATAST_7   (0x80UL << FMC_BTR2_DATAST_Pos)
 
#define FMC_BTR2_BUSTURN_Msk   (0xFUL << FMC_BTR2_BUSTURN_Pos)
 
#define FMC_BTR2_BUSTURN   FMC_BTR2_BUSTURN_Msk
 
#define FMC_BTR2_BUSTURN_0   (0x1UL << FMC_BTR2_BUSTURN_Pos)
 
#define FMC_BTR2_BUSTURN_1   (0x2UL << FMC_BTR2_BUSTURN_Pos)
 
#define FMC_BTR2_BUSTURN_2   (0x4UL << FMC_BTR2_BUSTURN_Pos)
 
#define FMC_BTR2_BUSTURN_3   (0x8UL << FMC_BTR2_BUSTURN_Pos)
 
#define FMC_BTR2_CLKDIV_Msk   (0xFUL << FMC_BTR2_CLKDIV_Pos)
 
#define FMC_BTR2_CLKDIV   FMC_BTR2_CLKDIV_Msk
 
#define FMC_BTR2_CLKDIV_0   (0x1UL << FMC_BTR2_CLKDIV_Pos)
 
#define FMC_BTR2_CLKDIV_1   (0x2UL << FMC_BTR2_CLKDIV_Pos)
 
#define FMC_BTR2_CLKDIV_2   (0x4UL << FMC_BTR2_CLKDIV_Pos)
 
#define FMC_BTR2_CLKDIV_3   (0x8UL << FMC_BTR2_CLKDIV_Pos)
 
#define FMC_BTR2_DATLAT_Msk   (0xFUL << FMC_BTR2_DATLAT_Pos)
 
#define FMC_BTR2_DATLAT   FMC_BTR2_DATLAT_Msk
 
#define FMC_BTR2_DATLAT_0   (0x1UL << FMC_BTR2_DATLAT_Pos)
 
#define FMC_BTR2_DATLAT_1   (0x2UL << FMC_BTR2_DATLAT_Pos)
 
#define FMC_BTR2_DATLAT_2   (0x4UL << FMC_BTR2_DATLAT_Pos)
 
#define FMC_BTR2_DATLAT_3   (0x8UL << FMC_BTR2_DATLAT_Pos)
 
#define FMC_BTR2_ACCMOD_Msk   (0x3UL << FMC_BTR2_ACCMOD_Pos)
 
#define FMC_BTR2_ACCMOD   FMC_BTR2_ACCMOD_Msk
 
#define FMC_BTR2_ACCMOD_0   (0x1UL << FMC_BTR2_ACCMOD_Pos)
 
#define FMC_BTR2_ACCMOD_1   (0x2UL << FMC_BTR2_ACCMOD_Pos)
 
#define FMC_BTR3_ADDSET_Msk   (0xFUL << FMC_BTR3_ADDSET_Pos)
 
#define FMC_BTR3_ADDSET   FMC_BTR3_ADDSET_Msk
 
#define FMC_BTR3_ADDSET_0   (0x1UL << FMC_BTR3_ADDSET_Pos)
 
#define FMC_BTR3_ADDSET_1   (0x2UL << FMC_BTR3_ADDSET_Pos)
 
#define FMC_BTR3_ADDSET_2   (0x4UL << FMC_BTR3_ADDSET_Pos)
 
#define FMC_BTR3_ADDSET_3   (0x8UL << FMC_BTR3_ADDSET_Pos)
 
#define FMC_BTR3_ADDHLD_Msk   (0xFUL << FMC_BTR3_ADDHLD_Pos)
 
#define FMC_BTR3_ADDHLD   FMC_BTR3_ADDHLD_Msk
 
#define FMC_BTR3_ADDHLD_0   (0x1UL << FMC_BTR3_ADDHLD_Pos)
 
#define FMC_BTR3_ADDHLD_1   (0x2UL << FMC_BTR3_ADDHLD_Pos)
 
#define FMC_BTR3_ADDHLD_2   (0x4UL << FMC_BTR3_ADDHLD_Pos)
 
#define FMC_BTR3_ADDHLD_3   (0x8UL << FMC_BTR3_ADDHLD_Pos)
 
#define FMC_BTR3_DATAST_Msk   (0xFFUL << FMC_BTR3_DATAST_Pos)
 
#define FMC_BTR3_DATAST   FMC_BTR3_DATAST_Msk
 
#define FMC_BTR3_DATAST_0   (0x01UL << FMC_BTR3_DATAST_Pos)
 
#define FMC_BTR3_DATAST_1   (0x02UL << FMC_BTR3_DATAST_Pos)
 
#define FMC_BTR3_DATAST_2   (0x04UL << FMC_BTR3_DATAST_Pos)
 
#define FMC_BTR3_DATAST_3   (0x08UL << FMC_BTR3_DATAST_Pos)
 
#define FMC_BTR3_DATAST_4   (0x10UL << FMC_BTR3_DATAST_Pos)
 
#define FMC_BTR3_DATAST_5   (0x20UL << FMC_BTR3_DATAST_Pos)
 
#define FMC_BTR3_DATAST_6   (0x40UL << FMC_BTR3_DATAST_Pos)
 
#define FMC_BTR3_DATAST_7   (0x80UL << FMC_BTR3_DATAST_Pos)
 
#define FMC_BTR3_BUSTURN_Msk   (0xFUL << FMC_BTR3_BUSTURN_Pos)
 
#define FMC_BTR3_BUSTURN   FMC_BTR3_BUSTURN_Msk
 
#define FMC_BTR3_BUSTURN_0   (0x1UL << FMC_BTR3_BUSTURN_Pos)
 
#define FMC_BTR3_BUSTURN_1   (0x2UL << FMC_BTR3_BUSTURN_Pos)
 
#define FMC_BTR3_BUSTURN_2   (0x4UL << FMC_BTR3_BUSTURN_Pos)
 
#define FMC_BTR3_BUSTURN_3   (0x8UL << FMC_BTR3_BUSTURN_Pos)
 
#define FMC_BTR3_CLKDIV_Msk   (0xFUL << FMC_BTR3_CLKDIV_Pos)
 
#define FMC_BTR3_CLKDIV   FMC_BTR3_CLKDIV_Msk
 
#define FMC_BTR3_CLKDIV_0   (0x1UL << FMC_BTR3_CLKDIV_Pos)
 
#define FMC_BTR3_CLKDIV_1   (0x2UL << FMC_BTR3_CLKDIV_Pos)
 
#define FMC_BTR3_CLKDIV_2   (0x4UL << FMC_BTR3_CLKDIV_Pos)
 
#define FMC_BTR3_CLKDIV_3   (0x8UL << FMC_BTR3_CLKDIV_Pos)
 
#define FMC_BTR3_DATLAT_Msk   (0xFUL << FMC_BTR3_DATLAT_Pos)
 
#define FMC_BTR3_DATLAT   FMC_BTR3_DATLAT_Msk
 
#define FMC_BTR3_DATLAT_0   (0x1UL << FMC_BTR3_DATLAT_Pos)
 
#define FMC_BTR3_DATLAT_1   (0x2UL << FMC_BTR3_DATLAT_Pos)
 
#define FMC_BTR3_DATLAT_2   (0x4UL << FMC_BTR3_DATLAT_Pos)
 
#define FMC_BTR3_DATLAT_3   (0x8UL << FMC_BTR3_DATLAT_Pos)
 
#define FMC_BTR3_ACCMOD_Msk   (0x3UL << FMC_BTR3_ACCMOD_Pos)
 
#define FMC_BTR3_ACCMOD   FMC_BTR3_ACCMOD_Msk
 
#define FMC_BTR3_ACCMOD_0   (0x1UL << FMC_BTR3_ACCMOD_Pos)
 
#define FMC_BTR3_ACCMOD_1   (0x2UL << FMC_BTR3_ACCMOD_Pos)
 
#define FMC_BTR4_ADDSET_Msk   (0xFUL << FMC_BTR4_ADDSET_Pos)
 
#define FMC_BTR4_ADDSET   FMC_BTR4_ADDSET_Msk
 
#define FMC_BTR4_ADDSET_0   (0x1UL << FMC_BTR4_ADDSET_Pos)
 
#define FMC_BTR4_ADDSET_1   (0x2UL << FMC_BTR4_ADDSET_Pos)
 
#define FMC_BTR4_ADDSET_2   (0x4UL << FMC_BTR4_ADDSET_Pos)
 
#define FMC_BTR4_ADDSET_3   (0x8UL << FMC_BTR4_ADDSET_Pos)
 
#define FMC_BTR4_ADDHLD_Msk   (0xFUL << FMC_BTR4_ADDHLD_Pos)
 
#define FMC_BTR4_ADDHLD   FMC_BTR4_ADDHLD_Msk
 
#define FMC_BTR4_ADDHLD_0   (0x1UL << FMC_BTR4_ADDHLD_Pos)
 
#define FMC_BTR4_ADDHLD_1   (0x2UL << FMC_BTR4_ADDHLD_Pos)
 
#define FMC_BTR4_ADDHLD_2   (0x4UL << FMC_BTR4_ADDHLD_Pos)
 
#define FMC_BTR4_ADDHLD_3   (0x8UL << FMC_BTR4_ADDHLD_Pos)
 
#define FMC_BTR4_DATAST_Msk   (0xFFUL << FMC_BTR4_DATAST_Pos)
 
#define FMC_BTR4_DATAST   FMC_BTR4_DATAST_Msk
 
#define FMC_BTR4_DATAST_0   (0x01UL << FMC_BTR4_DATAST_Pos)
 
#define FMC_BTR4_DATAST_1   (0x02UL << FMC_BTR4_DATAST_Pos)
 
#define FMC_BTR4_DATAST_2   (0x04UL << FMC_BTR4_DATAST_Pos)
 
#define FMC_BTR4_DATAST_3   (0x08UL << FMC_BTR4_DATAST_Pos)
 
#define FMC_BTR4_DATAST_4   (0x10UL << FMC_BTR4_DATAST_Pos)
 
#define FMC_BTR4_DATAST_5   (0x20UL << FMC_BTR4_DATAST_Pos)
 
#define FMC_BTR4_DATAST_6   (0x40UL << FMC_BTR4_DATAST_Pos)
 
#define FMC_BTR4_DATAST_7   (0x80UL << FMC_BTR4_DATAST_Pos)
 
#define FMC_BTR4_BUSTURN_Msk   (0xFUL << FMC_BTR4_BUSTURN_Pos)
 
#define FMC_BTR4_BUSTURN   FMC_BTR4_BUSTURN_Msk
 
#define FMC_BTR4_BUSTURN_0   (0x1UL << FMC_BTR4_BUSTURN_Pos)
 
#define FMC_BTR4_BUSTURN_1   (0x2UL << FMC_BTR4_BUSTURN_Pos)
 
#define FMC_BTR4_BUSTURN_2   (0x4UL << FMC_BTR4_BUSTURN_Pos)
 
#define FMC_BTR4_BUSTURN_3   (0x8UL << FMC_BTR4_BUSTURN_Pos)
 
#define FMC_BTR4_CLKDIV_Msk   (0xFUL << FMC_BTR4_CLKDIV_Pos)
 
#define FMC_BTR4_CLKDIV   FMC_BTR4_CLKDIV_Msk
 
#define FMC_BTR4_CLKDIV_0   (0x1UL << FMC_BTR4_CLKDIV_Pos)
 
#define FMC_BTR4_CLKDIV_1   (0x2UL << FMC_BTR4_CLKDIV_Pos)
 
#define FMC_BTR4_CLKDIV_2   (0x4UL << FMC_BTR4_CLKDIV_Pos)
 
#define FMC_BTR4_CLKDIV_3   (0x8UL << FMC_BTR4_CLKDIV_Pos)
 
#define FMC_BTR4_DATLAT_Msk   (0xFUL << FMC_BTR4_DATLAT_Pos)
 
#define FMC_BTR4_DATLAT   FMC_BTR4_DATLAT_Msk
 
#define FMC_BTR4_DATLAT_0   (0x1UL << FMC_BTR4_DATLAT_Pos)
 
#define FMC_BTR4_DATLAT_1   (0x2UL << FMC_BTR4_DATLAT_Pos)
 
#define FMC_BTR4_DATLAT_2   (0x4UL << FMC_BTR4_DATLAT_Pos)
 
#define FMC_BTR4_DATLAT_3   (0x8UL << FMC_BTR4_DATLAT_Pos)
 
#define FMC_BTR4_ACCMOD_Msk   (0x3UL << FMC_BTR4_ACCMOD_Pos)
 
#define FMC_BTR4_ACCMOD   FMC_BTR4_ACCMOD_Msk
 
#define FMC_BTR4_ACCMOD_0   (0x1UL << FMC_BTR4_ACCMOD_Pos)
 
#define FMC_BTR4_ACCMOD_1   (0x2UL << FMC_BTR4_ACCMOD_Pos)
 
#define FMC_BWTR1_ADDSET_Msk   (0xFUL << FMC_BWTR1_ADDSET_Pos)
 
#define FMC_BWTR1_ADDSET   FMC_BWTR1_ADDSET_Msk
 
#define FMC_BWTR1_ADDSET_0   (0x1UL << FMC_BWTR1_ADDSET_Pos)
 
#define FMC_BWTR1_ADDSET_1   (0x2UL << FMC_BWTR1_ADDSET_Pos)
 
#define FMC_BWTR1_ADDSET_2   (0x4UL << FMC_BWTR1_ADDSET_Pos)
 
#define FMC_BWTR1_ADDSET_3   (0x8UL << FMC_BWTR1_ADDSET_Pos)
 
#define FMC_BWTR1_ADDHLD_Msk   (0xFUL << FMC_BWTR1_ADDHLD_Pos)
 
#define FMC_BWTR1_ADDHLD   FMC_BWTR1_ADDHLD_Msk
 
#define FMC_BWTR1_ADDHLD_0   (0x1UL << FMC_BWTR1_ADDHLD_Pos)
 
#define FMC_BWTR1_ADDHLD_1   (0x2UL << FMC_BWTR1_ADDHLD_Pos)
 
#define FMC_BWTR1_ADDHLD_2   (0x4UL << FMC_BWTR1_ADDHLD_Pos)
 
#define FMC_BWTR1_ADDHLD_3   (0x8UL << FMC_BWTR1_ADDHLD_Pos)
 
#define FMC_BWTR1_DATAST_Msk   (0xFFUL << FMC_BWTR1_DATAST_Pos)
 
#define FMC_BWTR1_DATAST   FMC_BWTR1_DATAST_Msk
 
#define FMC_BWTR1_DATAST_0   (0x01UL << FMC_BWTR1_DATAST_Pos)
 
#define FMC_BWTR1_DATAST_1   (0x02UL << FMC_BWTR1_DATAST_Pos)
 
#define FMC_BWTR1_DATAST_2   (0x04UL << FMC_BWTR1_DATAST_Pos)
 
#define FMC_BWTR1_DATAST_3   (0x08UL << FMC_BWTR1_DATAST_Pos)
 
#define FMC_BWTR1_DATAST_4   (0x10UL << FMC_BWTR1_DATAST_Pos)
 
#define FMC_BWTR1_DATAST_5   (0x20UL << FMC_BWTR1_DATAST_Pos)
 
#define FMC_BWTR1_DATAST_6   (0x40UL << FMC_BWTR1_DATAST_Pos)
 
#define FMC_BWTR1_DATAST_7   (0x80UL << FMC_BWTR1_DATAST_Pos)
 
#define FMC_BWTR1_BUSTURN_Msk   (0xFUL << FMC_BWTR1_BUSTURN_Pos)
 
#define FMC_BWTR1_BUSTURN   FMC_BWTR1_BUSTURN_Msk
 
#define FMC_BWTR1_BUSTURN_0   (0x1UL << FMC_BWTR1_BUSTURN_Pos)
 
#define FMC_BWTR1_BUSTURN_1   (0x2UL << FMC_BWTR1_BUSTURN_Pos)
 
#define FMC_BWTR1_BUSTURN_2   (0x4UL << FMC_BWTR1_BUSTURN_Pos)
 
#define FMC_BWTR1_BUSTURN_3   (0x8UL << FMC_BWTR1_BUSTURN_Pos)
 
#define FMC_BWTR1_ACCMOD_Msk   (0x3UL << FMC_BWTR1_ACCMOD_Pos)
 
#define FMC_BWTR1_ACCMOD   FMC_BWTR1_ACCMOD_Msk
 
#define FMC_BWTR1_ACCMOD_0   (0x1UL << FMC_BWTR1_ACCMOD_Pos)
 
#define FMC_BWTR1_ACCMOD_1   (0x2UL << FMC_BWTR1_ACCMOD_Pos)
 
#define FMC_BWTR2_ADDSET_Msk   (0xFUL << FMC_BWTR2_ADDSET_Pos)
 
#define FMC_BWTR2_ADDSET   FMC_BWTR2_ADDSET_Msk
 
#define FMC_BWTR2_ADDSET_0   (0x1UL << FMC_BWTR2_ADDSET_Pos)
 
#define FMC_BWTR2_ADDSET_1   (0x2UL << FMC_BWTR2_ADDSET_Pos)
 
#define FMC_BWTR2_ADDSET_2   (0x4UL << FMC_BWTR2_ADDSET_Pos)
 
#define FMC_BWTR2_ADDSET_3   (0x8UL << FMC_BWTR2_ADDSET_Pos)
 
#define FMC_BWTR2_ADDHLD_Msk   (0xFUL << FMC_BWTR2_ADDHLD_Pos)
 
#define FMC_BWTR2_ADDHLD   FMC_BWTR2_ADDHLD_Msk
 
#define FMC_BWTR2_ADDHLD_0   (0x1UL << FMC_BWTR2_ADDHLD_Pos)
 
#define FMC_BWTR2_ADDHLD_1   (0x2UL << FMC_BWTR2_ADDHLD_Pos)
 
#define FMC_BWTR2_ADDHLD_2   (0x4UL << FMC_BWTR2_ADDHLD_Pos)
 
#define FMC_BWTR2_ADDHLD_3   (0x8UL << FMC_BWTR2_ADDHLD_Pos)
 
#define FMC_BWTR2_DATAST_Msk   (0xFFUL << FMC_BWTR2_DATAST_Pos)
 
#define FMC_BWTR2_DATAST   FMC_BWTR2_DATAST_Msk
 
#define FMC_BWTR2_DATAST_0   (0x01UL << FMC_BWTR2_DATAST_Pos)
 
#define FMC_BWTR2_DATAST_1   (0x02UL << FMC_BWTR2_DATAST_Pos)
 
#define FMC_BWTR2_DATAST_2   (0x04UL << FMC_BWTR2_DATAST_Pos)
 
#define FMC_BWTR2_DATAST_3   (0x08UL << FMC_BWTR2_DATAST_Pos)
 
#define FMC_BWTR2_DATAST_4   (0x10UL << FMC_BWTR2_DATAST_Pos)
 
#define FMC_BWTR2_DATAST_5   (0x20UL << FMC_BWTR2_DATAST_Pos)
 
#define FMC_BWTR2_DATAST_6   (0x40UL << FMC_BWTR2_DATAST_Pos)
 
#define FMC_BWTR2_DATAST_7   (0x80UL << FMC_BWTR2_DATAST_Pos)
 
#define FMC_BWTR2_BUSTURN_Msk   (0xFUL << FMC_BWTR2_BUSTURN_Pos)
 
#define FMC_BWTR2_BUSTURN   FMC_BWTR2_BUSTURN_Msk
 
#define FMC_BWTR2_BUSTURN_0   (0x1UL << FMC_BWTR2_BUSTURN_Pos)
 
#define FMC_BWTR2_BUSTURN_1   (0x2UL << FMC_BWTR2_BUSTURN_Pos)
 
#define FMC_BWTR2_BUSTURN_2   (0x4UL << FMC_BWTR2_BUSTURN_Pos)
 
#define FMC_BWTR2_BUSTURN_3   (0x8UL << FMC_BWTR2_BUSTURN_Pos)
 
#define FMC_BWTR2_ACCMOD_Msk   (0x3UL << FMC_BWTR2_ACCMOD_Pos)
 
#define FMC_BWTR2_ACCMOD   FMC_BWTR2_ACCMOD_Msk
 
#define FMC_BWTR2_ACCMOD_0   (0x1UL << FMC_BWTR2_ACCMOD_Pos)
 
#define FMC_BWTR2_ACCMOD_1   (0x2UL << FMC_BWTR2_ACCMOD_Pos)
 
#define FMC_BWTR3_ADDSET_Msk   (0xFUL << FMC_BWTR3_ADDSET_Pos)
 
#define FMC_BWTR3_ADDSET   FMC_BWTR3_ADDSET_Msk
 
#define FMC_BWTR3_ADDSET_0   (0x1UL << FMC_BWTR3_ADDSET_Pos)
 
#define FMC_BWTR3_ADDSET_1   (0x2UL << FMC_BWTR3_ADDSET_Pos)
 
#define FMC_BWTR3_ADDSET_2   (0x4UL << FMC_BWTR3_ADDSET_Pos)
 
#define FMC_BWTR3_ADDSET_3   (0x8UL << FMC_BWTR3_ADDSET_Pos)
 
#define FMC_BWTR3_ADDHLD_Msk   (0xFUL << FMC_BWTR3_ADDHLD_Pos)
 
#define FMC_BWTR3_ADDHLD   FMC_BWTR3_ADDHLD_Msk
 
#define FMC_BWTR3_ADDHLD_0   (0x1UL << FMC_BWTR3_ADDHLD_Pos)
 
#define FMC_BWTR3_ADDHLD_1   (0x2UL << FMC_BWTR3_ADDHLD_Pos)
 
#define FMC_BWTR3_ADDHLD_2   (0x4UL << FMC_BWTR3_ADDHLD_Pos)
 
#define FMC_BWTR3_ADDHLD_3   (0x8UL << FMC_BWTR3_ADDHLD_Pos)
 
#define FMC_BWTR3_DATAST_Msk   (0xFFUL << FMC_BWTR3_DATAST_Pos)
 
#define FMC_BWTR3_DATAST   FMC_BWTR3_DATAST_Msk
 
#define FMC_BWTR3_DATAST_0   (0x01UL << FMC_BWTR3_DATAST_Pos)
 
#define FMC_BWTR3_DATAST_1   (0x02UL << FMC_BWTR3_DATAST_Pos)
 
#define FMC_BWTR3_DATAST_2   (0x04UL << FMC_BWTR3_DATAST_Pos)
 
#define FMC_BWTR3_DATAST_3   (0x08UL << FMC_BWTR3_DATAST_Pos)
 
#define FMC_BWTR3_DATAST_4   (0x10UL << FMC_BWTR3_DATAST_Pos)
 
#define FMC_BWTR3_DATAST_5   (0x20UL << FMC_BWTR3_DATAST_Pos)
 
#define FMC_BWTR3_DATAST_6   (0x40UL << FMC_BWTR3_DATAST_Pos)
 
#define FMC_BWTR3_DATAST_7   (0x80UL << FMC_BWTR3_DATAST_Pos)
 
#define FMC_BWTR3_BUSTURN_Msk   (0xFUL << FMC_BWTR3_BUSTURN_Pos)
 
#define FMC_BWTR3_BUSTURN   FMC_BWTR3_BUSTURN_Msk
 
#define FMC_BWTR3_BUSTURN_0   (0x1UL << FMC_BWTR3_BUSTURN_Pos)
 
#define FMC_BWTR3_BUSTURN_1   (0x2UL << FMC_BWTR3_BUSTURN_Pos)
 
#define FMC_BWTR3_BUSTURN_2   (0x4UL << FMC_BWTR3_BUSTURN_Pos)
 
#define FMC_BWTR3_BUSTURN_3   (0x8UL << FMC_BWTR3_BUSTURN_Pos)
 
#define FMC_BWTR3_ACCMOD_Msk   (0x3UL << FMC_BWTR3_ACCMOD_Pos)
 
#define FMC_BWTR3_ACCMOD   FMC_BWTR3_ACCMOD_Msk
 
#define FMC_BWTR3_ACCMOD_0   (0x1UL << FMC_BWTR3_ACCMOD_Pos)
 
#define FMC_BWTR3_ACCMOD_1   (0x2UL << FMC_BWTR3_ACCMOD_Pos)
 
#define FMC_BWTR4_ADDSET_Msk   (0xFUL << FMC_BWTR4_ADDSET_Pos)
 
#define FMC_BWTR4_ADDSET   FMC_BWTR4_ADDSET_Msk
 
#define FMC_BWTR4_ADDSET_0   (0x1UL << FMC_BWTR4_ADDSET_Pos)
 
#define FMC_BWTR4_ADDSET_1   (0x2UL << FMC_BWTR4_ADDSET_Pos)
 
#define FMC_BWTR4_ADDSET_2   (0x4UL << FMC_BWTR4_ADDSET_Pos)
 
#define FMC_BWTR4_ADDSET_3   (0x8UL << FMC_BWTR4_ADDSET_Pos)
 
#define FMC_BWTR4_ADDHLD_Msk   (0xFUL << FMC_BWTR4_ADDHLD_Pos)
 
#define FMC_BWTR4_ADDHLD   FMC_BWTR4_ADDHLD_Msk
 
#define FMC_BWTR4_ADDHLD_0   (0x1UL << FMC_BWTR4_ADDHLD_Pos)
 
#define FMC_BWTR4_ADDHLD_1   (0x2UL << FMC_BWTR4_ADDHLD_Pos)
 
#define FMC_BWTR4_ADDHLD_2   (0x4UL << FMC_BWTR4_ADDHLD_Pos)
 
#define FMC_BWTR4_ADDHLD_3   (0x8UL << FMC_BWTR4_ADDHLD_Pos)
 
#define FMC_BWTR4_DATAST_Msk   (0xFFUL << FMC_BWTR4_DATAST_Pos)
 
#define FMC_BWTR4_DATAST   FMC_BWTR4_DATAST_Msk
 
#define FMC_BWTR4_DATAST_0   (0x01UL << FMC_BWTR4_DATAST_Pos)
 
#define FMC_BWTR4_DATAST_1   (0x02UL << FMC_BWTR4_DATAST_Pos)
 
#define FMC_BWTR4_DATAST_2   (0x04UL << FMC_BWTR4_DATAST_Pos)
 
#define FMC_BWTR4_DATAST_3   (0x08UL << FMC_BWTR4_DATAST_Pos)
 
#define FMC_BWTR4_DATAST_4   (0x10UL << FMC_BWTR4_DATAST_Pos)
 
#define FMC_BWTR4_DATAST_5   (0x20UL << FMC_BWTR4_DATAST_Pos)
 
#define FMC_BWTR4_DATAST_6   (0x40UL << FMC_BWTR4_DATAST_Pos)
 
#define FMC_BWTR4_DATAST_7   (0x80UL << FMC_BWTR4_DATAST_Pos)
 
#define FMC_BWTR4_BUSTURN_Msk   (0xFUL << FMC_BWTR4_BUSTURN_Pos)
 
#define FMC_BWTR4_BUSTURN   FMC_BWTR4_BUSTURN_Msk
 
#define FMC_BWTR4_BUSTURN_0   (0x1UL << FMC_BWTR4_BUSTURN_Pos)
 
#define FMC_BWTR4_BUSTURN_1   (0x2UL << FMC_BWTR4_BUSTURN_Pos)
 
#define FMC_BWTR4_BUSTURN_2   (0x4UL << FMC_BWTR4_BUSTURN_Pos)
 
#define FMC_BWTR4_BUSTURN_3   (0x8UL << FMC_BWTR4_BUSTURN_Pos)
 
#define FMC_BWTR4_ACCMOD_Msk   (0x3UL << FMC_BWTR4_ACCMOD_Pos)
 
#define FMC_BWTR4_ACCMOD   FMC_BWTR4_ACCMOD_Msk
 
#define FMC_BWTR4_ACCMOD_0   (0x1UL << FMC_BWTR4_ACCMOD_Pos)
 
#define FMC_BWTR4_ACCMOD_1   (0x2UL << FMC_BWTR4_ACCMOD_Pos)
 
#define FMC_PCR_PWAITEN_Msk   (0x1UL << FMC_PCR_PWAITEN_Pos)
 
#define FMC_PCR_PWAITEN   FMC_PCR_PWAITEN_Msk
 
#define FMC_PCR_PBKEN_Msk   (0x1UL << FMC_PCR_PBKEN_Pos)
 
#define FMC_PCR_PBKEN   FMC_PCR_PBKEN_Msk
 
#define FMC_PCR_PTYP_Msk   (0x1UL << FMC_PCR_PTYP_Pos)
 
#define FMC_PCR_PTYP   FMC_PCR_PTYP_Msk
 
#define FMC_PCR_PWID_Msk   (0x3UL << FMC_PCR_PWID_Pos)
 
#define FMC_PCR_PWID   FMC_PCR_PWID_Msk
 
#define FMC_PCR_PWID_0   (0x1UL << FMC_PCR_PWID_Pos)
 
#define FMC_PCR_PWID_1   (0x2UL << FMC_PCR_PWID_Pos)
 
#define FMC_PCR_ECCEN_Msk   (0x1UL << FMC_PCR_ECCEN_Pos)
 
#define FMC_PCR_ECCEN   FMC_PCR_ECCEN_Msk
 
#define FMC_PCR_TCLR_Msk   (0xFUL << FMC_PCR_TCLR_Pos)
 
#define FMC_PCR_TCLR   FMC_PCR_TCLR_Msk
 
#define FMC_PCR_TCLR_0   (0x1UL << FMC_PCR_TCLR_Pos)
 
#define FMC_PCR_TCLR_1   (0x2UL << FMC_PCR_TCLR_Pos)
 
#define FMC_PCR_TCLR_2   (0x4UL << FMC_PCR_TCLR_Pos)
 
#define FMC_PCR_TCLR_3   (0x8UL << FMC_PCR_TCLR_Pos)
 
#define FMC_PCR_TAR_Msk   (0xFUL << FMC_PCR_TAR_Pos)
 
#define FMC_PCR_TAR   FMC_PCR_TAR_Msk
 
#define FMC_PCR_TAR_0   (0x1UL << FMC_PCR_TAR_Pos)
 
#define FMC_PCR_TAR_1   (0x2UL << FMC_PCR_TAR_Pos)
 
#define FMC_PCR_TAR_2   (0x4UL << FMC_PCR_TAR_Pos)
 
#define FMC_PCR_TAR_3   (0x8UL << FMC_PCR_TAR_Pos)
 
#define FMC_PCR_ECCPS_Msk   (0x7UL << FMC_PCR_ECCPS_Pos)
 
#define FMC_PCR_ECCPS   FMC_PCR_ECCPS_Msk
 
#define FMC_PCR_ECCPS_0   (0x1UL << FMC_PCR_ECCPS_Pos)
 
#define FMC_PCR_ECCPS_1   (0x2UL << FMC_PCR_ECCPS_Pos)
 
#define FMC_PCR_ECCPS_2   (0x4UL << FMC_PCR_ECCPS_Pos)
 
#define FMC_SR_IRS_Msk   (0x1UL << FMC_SR_IRS_Pos)
 
#define FMC_SR_IRS   FMC_SR_IRS_Msk
 
#define FMC_SR_ILS_Msk   (0x1UL << FMC_SR_ILS_Pos)
 
#define FMC_SR_ILS   FMC_SR_ILS_Msk
 
#define FMC_SR_IFS_Msk   (0x1UL << FMC_SR_IFS_Pos)
 
#define FMC_SR_IFS   FMC_SR_IFS_Msk
 
#define FMC_SR_IREN_Msk   (0x1UL << FMC_SR_IREN_Pos)
 
#define FMC_SR_IREN   FMC_SR_IREN_Msk
 
#define FMC_SR_ILEN_Msk   (0x1UL << FMC_SR_ILEN_Pos)
 
#define FMC_SR_ILEN   FMC_SR_ILEN_Msk
 
#define FMC_SR_IFEN_Msk   (0x1UL << FMC_SR_IFEN_Pos)
 
#define FMC_SR_IFEN   FMC_SR_IFEN_Msk
 
#define FMC_SR_FEMPT_Msk   (0x1UL << FMC_SR_FEMPT_Pos)
 
#define FMC_SR_FEMPT   FMC_SR_FEMPT_Msk
 
#define FMC_PMEM_MEMSET3_Msk   (0xFFUL << FMC_PMEM_MEMSET3_Pos)
 
#define FMC_PMEM_MEMSET3   FMC_PMEM_MEMSET3_Msk
 
#define FMC_PMEM_MEMSET3_0   (0x01UL << FMC_PMEM_MEMSET3_Pos)
 
#define FMC_PMEM_MEMSET3_1   (0x02UL << FMC_PMEM_MEMSET3_Pos)
 
#define FMC_PMEM_MEMSET3_2   (0x04UL << FMC_PMEM_MEMSET3_Pos)
 
#define FMC_PMEM_MEMSET3_3   (0x08UL << FMC_PMEM_MEMSET3_Pos)
 
#define FMC_PMEM_MEMSET3_4   (0x10UL << FMC_PMEM_MEMSET3_Pos)
 
#define FMC_PMEM_MEMSET3_5   (0x20UL << FMC_PMEM_MEMSET3_Pos)
 
#define FMC_PMEM_MEMSET3_6   (0x40UL << FMC_PMEM_MEMSET3_Pos)
 
#define FMC_PMEM_MEMSET3_7   (0x80UL << FMC_PMEM_MEMSET3_Pos)
 
#define FMC_PMEM_MEMWAIT3_Msk   (0xFFUL << FMC_PMEM_MEMWAIT3_Pos)
 
#define FMC_PMEM_MEMWAIT3   FMC_PMEM_MEMWAIT3_Msk
 
#define FMC_PMEM_MEMWAIT3_0   (0x01UL << FMC_PMEM_MEMWAIT3_Pos)
 
#define FMC_PMEM_MEMWAIT3_1   (0x02UL << FMC_PMEM_MEMWAIT3_Pos)
 
#define FMC_PMEM_MEMWAIT3_2   (0x04UL << FMC_PMEM_MEMWAIT3_Pos)
 
#define FMC_PMEM_MEMWAIT3_3   (0x08UL << FMC_PMEM_MEMWAIT3_Pos)
 
#define FMC_PMEM_MEMWAIT3_4   (0x10UL << FMC_PMEM_MEMWAIT3_Pos)
 
#define FMC_PMEM_MEMWAIT3_5   (0x20UL << FMC_PMEM_MEMWAIT3_Pos)
 
#define FMC_PMEM_MEMWAIT3_6   (0x40UL << FMC_PMEM_MEMWAIT3_Pos)
 
#define FMC_PMEM_MEMWAIT3_7   (0x80UL << FMC_PMEM_MEMWAIT3_Pos)
 
#define FMC_PMEM_MEMHOLD3_Msk   (0xFFUL << FMC_PMEM_MEMHOLD3_Pos)
 
#define FMC_PMEM_MEMHOLD3   FMC_PMEM_MEMHOLD3_Msk
 
#define FMC_PMEM_MEMHOLD3_0   (0x01UL << FMC_PMEM_MEMHOLD3_Pos)
 
#define FMC_PMEM_MEMHOLD3_1   (0x02UL << FMC_PMEM_MEMHOLD3_Pos)
 
#define FMC_PMEM_MEMHOLD3_2   (0x04UL << FMC_PMEM_MEMHOLD3_Pos)
 
#define FMC_PMEM_MEMHOLD3_3   (0x08UL << FMC_PMEM_MEMHOLD3_Pos)
 
#define FMC_PMEM_MEMHOLD3_4   (0x10UL << FMC_PMEM_MEMHOLD3_Pos)
 
#define FMC_PMEM_MEMHOLD3_5   (0x20UL << FMC_PMEM_MEMHOLD3_Pos)
 
#define FMC_PMEM_MEMHOLD3_6   (0x40UL << FMC_PMEM_MEMHOLD3_Pos)
 
#define FMC_PMEM_MEMHOLD3_7   (0x80UL << FMC_PMEM_MEMHOLD3_Pos)
 
#define FMC_PMEM_MEMHIZ3_Msk   (0xFFUL << FMC_PMEM_MEMHIZ3_Pos)
 
#define FMC_PMEM_MEMHIZ3   FMC_PMEM_MEMHIZ3_Msk
 
#define FMC_PMEM_MEMHIZ3_0   (0x01UL << FMC_PMEM_MEMHIZ3_Pos)
 
#define FMC_PMEM_MEMHIZ3_1   (0x02UL << FMC_PMEM_MEMHIZ3_Pos)
 
#define FMC_PMEM_MEMHIZ3_2   (0x04UL << FMC_PMEM_MEMHIZ3_Pos)
 
#define FMC_PMEM_MEMHIZ3_3   (0x08UL << FMC_PMEM_MEMHIZ3_Pos)
 
#define FMC_PMEM_MEMHIZ3_4   (0x10UL << FMC_PMEM_MEMHIZ3_Pos)
 
#define FMC_PMEM_MEMHIZ3_5   (0x20UL << FMC_PMEM_MEMHIZ3_Pos)
 
#define FMC_PMEM_MEMHIZ3_6   (0x40UL << FMC_PMEM_MEMHIZ3_Pos)
 
#define FMC_PMEM_MEMHIZ3_7   (0x80UL << FMC_PMEM_MEMHIZ3_Pos)
 
#define FMC_PATT_ATTSET3_Msk   (0xFFUL << FMC_PATT_ATTSET3_Pos)
 
#define FMC_PATT_ATTSET3   FMC_PATT_ATTSET3_Msk
 
#define FMC_PATT_ATTSET3_0   (0x01UL << FMC_PATT_ATTSET3_Pos)
 
#define FMC_PATT_ATTSET3_1   (0x02UL << FMC_PATT_ATTSET3_Pos)
 
#define FMC_PATT_ATTSET3_2   (0x04UL << FMC_PATT_ATTSET3_Pos)
 
#define FMC_PATT_ATTSET3_3   (0x08UL << FMC_PATT_ATTSET3_Pos)
 
#define FMC_PATT_ATTSET3_4   (0x10UL << FMC_PATT_ATTSET3_Pos)
 
#define FMC_PATT_ATTSET3_5   (0x20UL << FMC_PATT_ATTSET3_Pos)
 
#define FMC_PATT_ATTSET3_6   (0x40UL << FMC_PATT_ATTSET3_Pos)
 
#define FMC_PATT_ATTSET3_7   (0x80UL << FMC_PATT_ATTSET3_Pos)
 
#define FMC_PATT_ATTWAIT3_Msk   (0xFFUL << FMC_PATT_ATTWAIT3_Pos)
 
#define FMC_PATT_ATTWAIT3   FMC_PATT_ATTWAIT3_Msk
 
#define FMC_PATT_ATTWAIT3_0   (0x01UL << FMC_PATT_ATTWAIT3_Pos)
 
#define FMC_PATT_ATTWAIT3_1   (0x02UL << FMC_PATT_ATTWAIT3_Pos)
 
#define FMC_PATT_ATTWAIT3_2   (0x04UL << FMC_PATT_ATTWAIT3_Pos)
 
#define FMC_PATT_ATTWAIT3_3   (0x08UL << FMC_PATT_ATTWAIT3_Pos)
 
#define FMC_PATT_ATTWAIT3_4   (0x10UL << FMC_PATT_ATTWAIT3_Pos)
 
#define FMC_PATT_ATTWAIT3_5   (0x20UL << FMC_PATT_ATTWAIT3_Pos)
 
#define FMC_PATT_ATTWAIT3_6   (0x40UL << FMC_PATT_ATTWAIT3_Pos)
 
#define FMC_PATT_ATTWAIT3_7   (0x80UL << FMC_PATT_ATTWAIT3_Pos)
 
#define FMC_PATT_ATTHOLD3_Msk   (0xFFUL << FMC_PATT_ATTHOLD3_Pos)
 
#define FMC_PATT_ATTHOLD3   FMC_PATT_ATTHOLD3_Msk
 
#define FMC_PATT_ATTHOLD3_0   (0x01UL << FMC_PATT_ATTHOLD3_Pos)
 
#define FMC_PATT_ATTHOLD3_1   (0x02UL << FMC_PATT_ATTHOLD3_Pos)
 
#define FMC_PATT_ATTHOLD3_2   (0x04UL << FMC_PATT_ATTHOLD3_Pos)
 
#define FMC_PATT_ATTHOLD3_3   (0x08UL << FMC_PATT_ATTHOLD3_Pos)
 
#define FMC_PATT_ATTHOLD3_4   (0x10UL << FMC_PATT_ATTHOLD3_Pos)
 
#define FMC_PATT_ATTHOLD3_5   (0x20UL << FMC_PATT_ATTHOLD3_Pos)
 
#define FMC_PATT_ATTHOLD3_6   (0x40UL << FMC_PATT_ATTHOLD3_Pos)
 
#define FMC_PATT_ATTHOLD3_7   (0x80UL << FMC_PATT_ATTHOLD3_Pos)
 
#define FMC_PATT_ATTHIZ3_Msk   (0xFFUL << FMC_PATT_ATTHIZ3_Pos)
 
#define FMC_PATT_ATTHIZ3   FMC_PATT_ATTHIZ3_Msk
 
#define FMC_PATT_ATTHIZ3_0   (0x01UL << FMC_PATT_ATTHIZ3_Pos)
 
#define FMC_PATT_ATTHIZ3_1   (0x02UL << FMC_PATT_ATTHIZ3_Pos)
 
#define FMC_PATT_ATTHIZ3_2   (0x04UL << FMC_PATT_ATTHIZ3_Pos)
 
#define FMC_PATT_ATTHIZ3_3   (0x08UL << FMC_PATT_ATTHIZ3_Pos)
 
#define FMC_PATT_ATTHIZ3_4   (0x10UL << FMC_PATT_ATTHIZ3_Pos)
 
#define FMC_PATT_ATTHIZ3_5   (0x20UL << FMC_PATT_ATTHIZ3_Pos)
 
#define FMC_PATT_ATTHIZ3_6   (0x40UL << FMC_PATT_ATTHIZ3_Pos)
 
#define FMC_PATT_ATTHIZ3_7   (0x80UL << FMC_PATT_ATTHIZ3_Pos)
 
#define FMC_ECCR_ECC3_Msk   (0xFFFFFFFFUL << FMC_ECCR_ECC3_Pos)
 
#define FMC_ECCR_ECC3   FMC_ECCR_ECC3_Msk
 
#define FMC_SDCR1_NC_Msk   (0x3UL << FMC_SDCR1_NC_Pos)
 
#define FMC_SDCR1_NC   FMC_SDCR1_NC_Msk
 
#define FMC_SDCR1_NC_0   (0x1UL << FMC_SDCR1_NC_Pos)
 
#define FMC_SDCR1_NC_1   (0x2UL << FMC_SDCR1_NC_Pos)
 
#define FMC_SDCR1_NR_Msk   (0x3UL << FMC_SDCR1_NR_Pos)
 
#define FMC_SDCR1_NR   FMC_SDCR1_NR_Msk
 
#define FMC_SDCR1_NR_0   (0x1UL << FMC_SDCR1_NR_Pos)
 
#define FMC_SDCR1_NR_1   (0x2UL << FMC_SDCR1_NR_Pos)
 
#define FMC_SDCR1_MWID_Msk   (0x3UL << FMC_SDCR1_MWID_Pos)
 
#define FMC_SDCR1_MWID   FMC_SDCR1_MWID_Msk
 
#define FMC_SDCR1_MWID_0   (0x1UL << FMC_SDCR1_MWID_Pos)
 
#define FMC_SDCR1_MWID_1   (0x2UL << FMC_SDCR1_MWID_Pos)
 
#define FMC_SDCR1_NB_Msk   (0x1UL << FMC_SDCR1_NB_Pos)
 
#define FMC_SDCR1_NB   FMC_SDCR1_NB_Msk
 
#define FMC_SDCR1_CAS_Msk   (0x3UL << FMC_SDCR1_CAS_Pos)
 
#define FMC_SDCR1_CAS   FMC_SDCR1_CAS_Msk
 
#define FMC_SDCR1_CAS_0   (0x1UL << FMC_SDCR1_CAS_Pos)
 
#define FMC_SDCR1_CAS_1   (0x2UL << FMC_SDCR1_CAS_Pos)
 
#define FMC_SDCR1_WP_Msk   (0x1UL << FMC_SDCR1_WP_Pos)
 
#define FMC_SDCR1_WP   FMC_SDCR1_WP_Msk
 
#define FMC_SDCR1_SDCLK_Msk   (0x3UL << FMC_SDCR1_SDCLK_Pos)
 
#define FMC_SDCR1_SDCLK   FMC_SDCR1_SDCLK_Msk
 
#define FMC_SDCR1_SDCLK_0   (0x1UL << FMC_SDCR1_SDCLK_Pos)
 
#define FMC_SDCR1_SDCLK_1   (0x2UL << FMC_SDCR1_SDCLK_Pos)
 
#define FMC_SDCR1_RBURST_Msk   (0x1UL << FMC_SDCR1_RBURST_Pos)
 
#define FMC_SDCR1_RBURST   FMC_SDCR1_RBURST_Msk
 
#define FMC_SDCR1_RPIPE_Msk   (0x3UL << FMC_SDCR1_RPIPE_Pos)
 
#define FMC_SDCR1_RPIPE   FMC_SDCR1_RPIPE_Msk
 
#define FMC_SDCR1_RPIPE_0   (0x1UL << FMC_SDCR1_RPIPE_Pos)
 
#define FMC_SDCR1_RPIPE_1   (0x2UL << FMC_SDCR1_RPIPE_Pos)
 
#define FMC_SDCR2_NC_Msk   (0x3UL << FMC_SDCR2_NC_Pos)
 
#define FMC_SDCR2_NC   FMC_SDCR2_NC_Msk
 
#define FMC_SDCR2_NC_0   (0x1UL << FMC_SDCR2_NC_Pos)
 
#define FMC_SDCR2_NC_1   (0x2UL << FMC_SDCR2_NC_Pos)
 
#define FMC_SDCR2_NR_Msk   (0x3UL << FMC_SDCR2_NR_Pos)
 
#define FMC_SDCR2_NR   FMC_SDCR2_NR_Msk
 
#define FMC_SDCR2_NR_0   (0x1UL << FMC_SDCR2_NR_Pos)
 
#define FMC_SDCR2_NR_1   (0x2UL << FMC_SDCR2_NR_Pos)
 
#define FMC_SDCR2_MWID_Msk   (0x3UL << FMC_SDCR2_MWID_Pos)
 
#define FMC_SDCR2_MWID   FMC_SDCR2_MWID_Msk
 
#define FMC_SDCR2_MWID_0   (0x1UL << FMC_SDCR2_MWID_Pos)
 
#define FMC_SDCR2_MWID_1   (0x2UL << FMC_SDCR2_MWID_Pos)
 
#define FMC_SDCR2_NB_Msk   (0x1UL << FMC_SDCR2_NB_Pos)
 
#define FMC_SDCR2_NB   FMC_SDCR2_NB_Msk
 
#define FMC_SDCR2_CAS_Msk   (0x3UL << FMC_SDCR2_CAS_Pos)
 
#define FMC_SDCR2_CAS   FMC_SDCR2_CAS_Msk
 
#define FMC_SDCR2_CAS_0   (0x1UL << FMC_SDCR2_CAS_Pos)
 
#define FMC_SDCR2_CAS_1   (0x2UL << FMC_SDCR2_CAS_Pos)
 
#define FMC_SDCR2_WP_Msk   (0x1UL << FMC_SDCR2_WP_Pos)
 
#define FMC_SDCR2_WP   FMC_SDCR2_WP_Msk
 
#define FMC_SDCR2_SDCLK_Msk   (0x3UL << FMC_SDCR2_SDCLK_Pos)
 
#define FMC_SDCR2_SDCLK   FMC_SDCR2_SDCLK_Msk
 
#define FMC_SDCR2_SDCLK_0   (0x1UL << FMC_SDCR2_SDCLK_Pos)
 
#define FMC_SDCR2_SDCLK_1   (0x2UL << FMC_SDCR2_SDCLK_Pos)
 
#define FMC_SDCR2_RBURST_Msk   (0x1UL << FMC_SDCR2_RBURST_Pos)
 
#define FMC_SDCR2_RBURST   FMC_SDCR2_RBURST_Msk
 
#define FMC_SDCR2_RPIPE_Msk   (0x3UL << FMC_SDCR2_RPIPE_Pos)
 
#define FMC_SDCR2_RPIPE   FMC_SDCR2_RPIPE_Msk
 
#define FMC_SDCR2_RPIPE_0   (0x1UL << FMC_SDCR2_RPIPE_Pos)
 
#define FMC_SDCR2_RPIPE_1   (0x2UL << FMC_SDCR2_RPIPE_Pos)
 
#define FMC_SDTR1_TMRD_Msk   (0xFUL << FMC_SDTR1_TMRD_Pos)
 
#define FMC_SDTR1_TMRD   FMC_SDTR1_TMRD_Msk
 
#define FMC_SDTR1_TMRD_0   (0x1UL << FMC_SDTR1_TMRD_Pos)
 
#define FMC_SDTR1_TMRD_1   (0x2UL << FMC_SDTR1_TMRD_Pos)
 
#define FMC_SDTR1_TMRD_2   (0x4UL << FMC_SDTR1_TMRD_Pos)
 
#define FMC_SDTR1_TMRD_3   (0x8UL << FMC_SDTR1_TMRD_Pos)
 
#define FMC_SDTR1_TXSR_Msk   (0xFUL << FMC_SDTR1_TXSR_Pos)
 
#define FMC_SDTR1_TXSR   FMC_SDTR1_TXSR_Msk
 
#define FMC_SDTR1_TXSR_0   (0x1UL << FMC_SDTR1_TXSR_Pos)
 
#define FMC_SDTR1_TXSR_1   (0x2UL << FMC_SDTR1_TXSR_Pos)
 
#define FMC_SDTR1_TXSR_2   (0x4UL << FMC_SDTR1_TXSR_Pos)
 
#define FMC_SDTR1_TXSR_3   (0x8UL << FMC_SDTR1_TXSR_Pos)
 
#define FMC_SDTR1_TRAS_Msk   (0xFUL << FMC_SDTR1_TRAS_Pos)
 
#define FMC_SDTR1_TRAS   FMC_SDTR1_TRAS_Msk
 
#define FMC_SDTR1_TRAS_0   (0x1UL << FMC_SDTR1_TRAS_Pos)
 
#define FMC_SDTR1_TRAS_1   (0x2UL << FMC_SDTR1_TRAS_Pos)
 
#define FMC_SDTR1_TRAS_2   (0x4UL << FMC_SDTR1_TRAS_Pos)
 
#define FMC_SDTR1_TRAS_3   (0x8UL << FMC_SDTR1_TRAS_Pos)
 
#define FMC_SDTR1_TRC_Msk   (0xFUL << FMC_SDTR1_TRC_Pos)
 
#define FMC_SDTR1_TRC   FMC_SDTR1_TRC_Msk
 
#define FMC_SDTR1_TRC_0   (0x1UL << FMC_SDTR1_TRC_Pos)
 
#define FMC_SDTR1_TRC_1   (0x2UL << FMC_SDTR1_TRC_Pos)
 
#define FMC_SDTR1_TRC_2   (0x4UL << FMC_SDTR1_TRC_Pos)
 
#define FMC_SDTR1_TWR_Msk   (0xFUL << FMC_SDTR1_TWR_Pos)
 
#define FMC_SDTR1_TWR   FMC_SDTR1_TWR_Msk
 
#define FMC_SDTR1_TWR_0   (0x1UL << FMC_SDTR1_TWR_Pos)
 
#define FMC_SDTR1_TWR_1   (0x2UL << FMC_SDTR1_TWR_Pos)
 
#define FMC_SDTR1_TWR_2   (0x4UL << FMC_SDTR1_TWR_Pos)
 
#define FMC_SDTR1_TRP_Msk   (0xFUL << FMC_SDTR1_TRP_Pos)
 
#define FMC_SDTR1_TRP   FMC_SDTR1_TRP_Msk
 
#define FMC_SDTR1_TRP_0   (0x1UL << FMC_SDTR1_TRP_Pos)
 
#define FMC_SDTR1_TRP_1   (0x2UL << FMC_SDTR1_TRP_Pos)
 
#define FMC_SDTR1_TRP_2   (0x4UL << FMC_SDTR1_TRP_Pos)
 
#define FMC_SDTR1_TRCD_Msk   (0xFUL << FMC_SDTR1_TRCD_Pos)
 
#define FMC_SDTR1_TRCD   FMC_SDTR1_TRCD_Msk
 
#define FMC_SDTR1_TRCD_0   (0x1UL << FMC_SDTR1_TRCD_Pos)
 
#define FMC_SDTR1_TRCD_1   (0x2UL << FMC_SDTR1_TRCD_Pos)
 
#define FMC_SDTR1_TRCD_2   (0x4UL << FMC_SDTR1_TRCD_Pos)
 
#define FMC_SDTR2_TMRD_Msk   (0xFUL << FMC_SDTR2_TMRD_Pos)
 
#define FMC_SDTR2_TMRD   FMC_SDTR2_TMRD_Msk
 
#define FMC_SDTR2_TMRD_0   (0x1UL << FMC_SDTR2_TMRD_Pos)
 
#define FMC_SDTR2_TMRD_1   (0x2UL << FMC_SDTR2_TMRD_Pos)
 
#define FMC_SDTR2_TMRD_2   (0x4UL << FMC_SDTR2_TMRD_Pos)
 
#define FMC_SDTR2_TMRD_3   (0x8UL << FMC_SDTR2_TMRD_Pos)
 
#define FMC_SDTR2_TXSR_Msk   (0xFUL << FMC_SDTR2_TXSR_Pos)
 
#define FMC_SDTR2_TXSR   FMC_SDTR2_TXSR_Msk
 
#define FMC_SDTR2_TXSR_0   (0x1UL << FMC_SDTR2_TXSR_Pos)
 
#define FMC_SDTR2_TXSR_1   (0x2UL << FMC_SDTR2_TXSR_Pos)
 
#define FMC_SDTR2_TXSR_2   (0x4UL << FMC_SDTR2_TXSR_Pos)
 
#define FMC_SDTR2_TXSR_3   (0x8UL << FMC_SDTR2_TXSR_Pos)
 
#define FMC_SDTR2_TRAS_Msk   (0xFUL << FMC_SDTR2_TRAS_Pos)
 
#define FMC_SDTR2_TRAS   FMC_SDTR2_TRAS_Msk
 
#define FMC_SDTR2_TRAS_0   (0x1UL << FMC_SDTR2_TRAS_Pos)
 
#define FMC_SDTR2_TRAS_1   (0x2UL << FMC_SDTR2_TRAS_Pos)
 
#define FMC_SDTR2_TRAS_2   (0x4UL << FMC_SDTR2_TRAS_Pos)
 
#define FMC_SDTR2_TRAS_3   (0x8UL << FMC_SDTR2_TRAS_Pos)
 
#define FMC_SDTR2_TRC_Msk   (0xFUL << FMC_SDTR2_TRC_Pos)
 
#define FMC_SDTR2_TRC   FMC_SDTR2_TRC_Msk
 
#define FMC_SDTR2_TRC_0   (0x1UL << FMC_SDTR2_TRC_Pos)
 
#define FMC_SDTR2_TRC_1   (0x2UL << FMC_SDTR2_TRC_Pos)
 
#define FMC_SDTR2_TRC_2   (0x4UL << FMC_SDTR2_TRC_Pos)
 
#define FMC_SDTR2_TWR_Msk   (0xFUL << FMC_SDTR2_TWR_Pos)
 
#define FMC_SDTR2_TWR   FMC_SDTR2_TWR_Msk
 
#define FMC_SDTR2_TWR_0   (0x1UL << FMC_SDTR2_TWR_Pos)
 
#define FMC_SDTR2_TWR_1   (0x2UL << FMC_SDTR2_TWR_Pos)
 
#define FMC_SDTR2_TWR_2   (0x4UL << FMC_SDTR2_TWR_Pos)
 
#define FMC_SDTR2_TRP_Msk   (0xFUL << FMC_SDTR2_TRP_Pos)
 
#define FMC_SDTR2_TRP   FMC_SDTR2_TRP_Msk
 
#define FMC_SDTR2_TRP_0   (0x1UL << FMC_SDTR2_TRP_Pos)
 
#define FMC_SDTR2_TRP_1   (0x2UL << FMC_SDTR2_TRP_Pos)
 
#define FMC_SDTR2_TRP_2   (0x4UL << FMC_SDTR2_TRP_Pos)
 
#define FMC_SDTR2_TRCD_Msk   (0xFUL << FMC_SDTR2_TRCD_Pos)
 
#define FMC_SDTR2_TRCD   FMC_SDTR2_TRCD_Msk
 
#define FMC_SDTR2_TRCD_0   (0x1UL << FMC_SDTR2_TRCD_Pos)
 
#define FMC_SDTR2_TRCD_1   (0x2UL << FMC_SDTR2_TRCD_Pos)
 
#define FMC_SDTR2_TRCD_2   (0x4UL << FMC_SDTR2_TRCD_Pos)
 
#define FMC_SDCMR_MODE_Msk   (0x7UL << FMC_SDCMR_MODE_Pos)
 
#define FMC_SDCMR_MODE   FMC_SDCMR_MODE_Msk
 
#define FMC_SDCMR_MODE_0   (0x1UL << FMC_SDCMR_MODE_Pos)
 
#define FMC_SDCMR_MODE_1   (0x2UL << FMC_SDCMR_MODE_Pos)
 
#define FMC_SDCMR_MODE_2   (0x4UL << FMC_SDCMR_MODE_Pos)
 
#define FMC_SDCMR_CTB2_Msk   (0x1UL << FMC_SDCMR_CTB2_Pos)
 
#define FMC_SDCMR_CTB2   FMC_SDCMR_CTB2_Msk
 
#define FMC_SDCMR_CTB1_Msk   (0x1UL << FMC_SDCMR_CTB1_Pos)
 
#define FMC_SDCMR_CTB1   FMC_SDCMR_CTB1_Msk
 
#define FMC_SDCMR_NRFS_Msk   (0xFUL << FMC_SDCMR_NRFS_Pos)
 
#define FMC_SDCMR_NRFS   FMC_SDCMR_NRFS_Msk
 
#define FMC_SDCMR_NRFS_0   (0x1UL << FMC_SDCMR_NRFS_Pos)
 
#define FMC_SDCMR_NRFS_1   (0x2UL << FMC_SDCMR_NRFS_Pos)
 
#define FMC_SDCMR_NRFS_2   (0x4UL << FMC_SDCMR_NRFS_Pos)
 
#define FMC_SDCMR_NRFS_3   (0x8UL << FMC_SDCMR_NRFS_Pos)
 
#define FMC_SDCMR_MRD_Msk   (0x1FFFUL << FMC_SDCMR_MRD_Pos)
 
#define FMC_SDCMR_MRD   FMC_SDCMR_MRD_Msk
 
#define FMC_SDRTR_CRE_Msk   (0x1UL << FMC_SDRTR_CRE_Pos)
 
#define FMC_SDRTR_CRE   FMC_SDRTR_CRE_Msk
 
#define FMC_SDRTR_COUNT_Msk   (0x1FFFUL << FMC_SDRTR_COUNT_Pos)
 
#define FMC_SDRTR_COUNT   FMC_SDRTR_COUNT_Msk
 
#define FMC_SDRTR_REIE_Msk   (0x1UL << FMC_SDRTR_REIE_Pos)
 
#define FMC_SDRTR_REIE   FMC_SDRTR_REIE_Msk
 
#define FMC_SDSR_RE_Msk   (0x1UL << FMC_SDSR_RE_Pos)
 
#define FMC_SDSR_RE   FMC_SDSR_RE_Msk
 
#define FMC_SDSR_MODES1_Msk   (0x3UL << FMC_SDSR_MODES1_Pos)
 
#define FMC_SDSR_MODES1   FMC_SDSR_MODES1_Msk
 
#define FMC_SDSR_MODES1_0   (0x1UL << FMC_SDSR_MODES1_Pos)
 
#define FMC_SDSR_MODES1_1   (0x2UL << FMC_SDSR_MODES1_Pos)
 
#define FMC_SDSR_MODES2_Msk   (0x3UL << FMC_SDSR_MODES2_Pos)
 
#define FMC_SDSR_MODES2   FMC_SDSR_MODES2_Msk
 
#define FMC_SDSR_MODES2_0   (0x1UL << FMC_SDSR_MODES2_Pos)
 
#define FMC_SDSR_MODES2_1   (0x2UL << FMC_SDSR_MODES2_Pos)
 
#define FMC_SDSR_BUSY_Msk   (0x1UL << FMC_SDSR_BUSY_Pos)
 
#define FMC_SDSR_BUSY   FMC_SDSR_BUSY_Msk
 
#define GPIO_MODER_MODER0_Msk   (0x3UL << GPIO_MODER_MODER0_Pos)
 
#define GPIO_MODER_MODER0_0   (0x1UL << GPIO_MODER_MODER0_Pos)
 
#define GPIO_MODER_MODER0_1   (0x2UL << GPIO_MODER_MODER0_Pos)
 
#define GPIO_MODER_MODER1_Msk   (0x3UL << GPIO_MODER_MODER1_Pos)
 
#define GPIO_MODER_MODER1_0   (0x1UL << GPIO_MODER_MODER1_Pos)
 
#define GPIO_MODER_MODER1_1   (0x2UL << GPIO_MODER_MODER1_Pos)
 
#define GPIO_MODER_MODER2_Msk   (0x3UL << GPIO_MODER_MODER2_Pos)
 
#define GPIO_MODER_MODER2_0   (0x1UL << GPIO_MODER_MODER2_Pos)
 
#define GPIO_MODER_MODER2_1   (0x2UL << GPIO_MODER_MODER2_Pos)
 
#define GPIO_MODER_MODER3_Msk   (0x3UL << GPIO_MODER_MODER3_Pos)
 
#define GPIO_MODER_MODER3_0   (0x1UL << GPIO_MODER_MODER3_Pos)
 
#define GPIO_MODER_MODER3_1   (0x2UL << GPIO_MODER_MODER3_Pos)
 
#define GPIO_MODER_MODER4_Msk   (0x3UL << GPIO_MODER_MODER4_Pos)
 
#define GPIO_MODER_MODER4_0   (0x1UL << GPIO_MODER_MODER4_Pos)
 
#define GPIO_MODER_MODER4_1   (0x2UL << GPIO_MODER_MODER4_Pos)
 
#define GPIO_MODER_MODER5_Msk   (0x3UL << GPIO_MODER_MODER5_Pos)
 
#define GPIO_MODER_MODER5_0   (0x1UL << GPIO_MODER_MODER5_Pos)
 
#define GPIO_MODER_MODER5_1   (0x2UL << GPIO_MODER_MODER5_Pos)
 
#define GPIO_MODER_MODER6_Msk   (0x3UL << GPIO_MODER_MODER6_Pos)
 
#define GPIO_MODER_MODER6_0   (0x1UL << GPIO_MODER_MODER6_Pos)
 
#define GPIO_MODER_MODER6_1   (0x2UL << GPIO_MODER_MODER6_Pos)
 
#define GPIO_MODER_MODER7_Msk   (0x3UL << GPIO_MODER_MODER7_Pos)
 
#define GPIO_MODER_MODER7_0   (0x1UL << GPIO_MODER_MODER7_Pos)
 
#define GPIO_MODER_MODER7_1   (0x2UL << GPIO_MODER_MODER7_Pos)
 
#define GPIO_MODER_MODER8_Msk   (0x3UL << GPIO_MODER_MODER8_Pos)
 
#define GPIO_MODER_MODER8_0   (0x1UL << GPIO_MODER_MODER8_Pos)
 
#define GPIO_MODER_MODER8_1   (0x2UL << GPIO_MODER_MODER8_Pos)
 
#define GPIO_MODER_MODER9_Msk   (0x3UL << GPIO_MODER_MODER9_Pos)
 
#define GPIO_MODER_MODER9_0   (0x1UL << GPIO_MODER_MODER9_Pos)
 
#define GPIO_MODER_MODER9_1   (0x2UL << GPIO_MODER_MODER9_Pos)
 
#define GPIO_MODER_MODER10_Msk   (0x3UL << GPIO_MODER_MODER10_Pos)
 
#define GPIO_MODER_MODER10_0   (0x1UL << GPIO_MODER_MODER10_Pos)
 
#define GPIO_MODER_MODER10_1   (0x2UL << GPIO_MODER_MODER10_Pos)
 
#define GPIO_MODER_MODER11_Msk   (0x3UL << GPIO_MODER_MODER11_Pos)
 
#define GPIO_MODER_MODER11_0   (0x1UL << GPIO_MODER_MODER11_Pos)
 
#define GPIO_MODER_MODER11_1   (0x2UL << GPIO_MODER_MODER11_Pos)
 
#define GPIO_MODER_MODER12_Msk   (0x3UL << GPIO_MODER_MODER12_Pos)
 
#define GPIO_MODER_MODER12_0   (0x1UL << GPIO_MODER_MODER12_Pos)
 
#define GPIO_MODER_MODER12_1   (0x2UL << GPIO_MODER_MODER12_Pos)
 
#define GPIO_MODER_MODER13_Msk   (0x3UL << GPIO_MODER_MODER13_Pos)
 
#define GPIO_MODER_MODER13_0   (0x1UL << GPIO_MODER_MODER13_Pos)
 
#define GPIO_MODER_MODER13_1   (0x2UL << GPIO_MODER_MODER13_Pos)
 
#define GPIO_MODER_MODER14_Msk   (0x3UL << GPIO_MODER_MODER14_Pos)
 
#define GPIO_MODER_MODER14_0   (0x1UL << GPIO_MODER_MODER14_Pos)
 
#define GPIO_MODER_MODER14_1   (0x2UL << GPIO_MODER_MODER14_Pos)
 
#define GPIO_MODER_MODER15_Msk   (0x3UL << GPIO_MODER_MODER15_Pos)
 
#define GPIO_MODER_MODER15_0   (0x1UL << GPIO_MODER_MODER15_Pos)
 
#define GPIO_MODER_MODER15_1   (0x2UL << GPIO_MODER_MODER15_Pos)
 
#define GPIO_OTYPER_OT0_Msk   (0x1UL << GPIO_OTYPER_OT0_Pos)
 
#define GPIO_OTYPER_OT1_Msk   (0x1UL << GPIO_OTYPER_OT1_Pos)
 
#define GPIO_OTYPER_OT2_Msk   (0x1UL << GPIO_OTYPER_OT2_Pos)
 
#define GPIO_OTYPER_OT3_Msk   (0x1UL << GPIO_OTYPER_OT3_Pos)
 
#define GPIO_OTYPER_OT4_Msk   (0x1UL << GPIO_OTYPER_OT4_Pos)
 
#define GPIO_OTYPER_OT5_Msk   (0x1UL << GPIO_OTYPER_OT5_Pos)
 
#define GPIO_OTYPER_OT6_Msk   (0x1UL << GPIO_OTYPER_OT6_Pos)
 
#define GPIO_OTYPER_OT7_Msk   (0x1UL << GPIO_OTYPER_OT7_Pos)
 
#define GPIO_OTYPER_OT8_Msk   (0x1UL << GPIO_OTYPER_OT8_Pos)
 
#define GPIO_OTYPER_OT9_Msk   (0x1UL << GPIO_OTYPER_OT9_Pos)
 
#define GPIO_OTYPER_OT10_Msk   (0x1UL << GPIO_OTYPER_OT10_Pos)
 
#define GPIO_OTYPER_OT11_Msk   (0x1UL << GPIO_OTYPER_OT11_Pos)
 
#define GPIO_OTYPER_OT12_Msk   (0x1UL << GPIO_OTYPER_OT12_Pos)
 
#define GPIO_OTYPER_OT13_Msk   (0x1UL << GPIO_OTYPER_OT13_Pos)
 
#define GPIO_OTYPER_OT14_Msk   (0x1UL << GPIO_OTYPER_OT14_Pos)
 
#define GPIO_OTYPER_OT15_Msk   (0x1UL << GPIO_OTYPER_OT15_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR0_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR0_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR0_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR1_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR1_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR1_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR2_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR2_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR2_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR3_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR3_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR3_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR4_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR4_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR4_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR5_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR5_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR5_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR6_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR6_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR6_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR7_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR7_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR7_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR8_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR8_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR8_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR9_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR9_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR9_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR10_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR10_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR10_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR11_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR11_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR11_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR12_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR12_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR12_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR13_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR13_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR13_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR14_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR14_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR14_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR15_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR15_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos)
 
#define GPIO_OSPEEDR_OSPEEDR15_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos)
 
#define GPIO_PUPDR_PUPDR0_Msk   (0x3UL << GPIO_PUPDR_PUPDR0_Pos)
 
#define GPIO_PUPDR_PUPDR0_0   (0x1UL << GPIO_PUPDR_PUPDR0_Pos)
 
#define GPIO_PUPDR_PUPDR0_1   (0x2UL << GPIO_PUPDR_PUPDR0_Pos)
 
#define GPIO_PUPDR_PUPDR1_Msk   (0x3UL << GPIO_PUPDR_PUPDR1_Pos)
 
#define GPIO_PUPDR_PUPDR1_0   (0x1UL << GPIO_PUPDR_PUPDR1_Pos)
 
#define GPIO_PUPDR_PUPDR1_1   (0x2UL << GPIO_PUPDR_PUPDR1_Pos)
 
#define GPIO_PUPDR_PUPDR2_Msk   (0x3UL << GPIO_PUPDR_PUPDR2_Pos)
 
#define GPIO_PUPDR_PUPDR2_0   (0x1UL << GPIO_PUPDR_PUPDR2_Pos)
 
#define GPIO_PUPDR_PUPDR2_1   (0x2UL << GPIO_PUPDR_PUPDR2_Pos)
 
#define GPIO_PUPDR_PUPDR3_Msk   (0x3UL << GPIO_PUPDR_PUPDR3_Pos)
 
#define GPIO_PUPDR_PUPDR3_0   (0x1UL << GPIO_PUPDR_PUPDR3_Pos)
 
#define GPIO_PUPDR_PUPDR3_1   (0x2UL << GPIO_PUPDR_PUPDR3_Pos)
 
#define GPIO_PUPDR_PUPDR4_Msk   (0x3UL << GPIO_PUPDR_PUPDR4_Pos)
 
#define GPIO_PUPDR_PUPDR4_0   (0x1UL << GPIO_PUPDR_PUPDR4_Pos)
 
#define GPIO_PUPDR_PUPDR4_1   (0x2UL << GPIO_PUPDR_PUPDR4_Pos)
 
#define GPIO_PUPDR_PUPDR5_Msk   (0x3UL << GPIO_PUPDR_PUPDR5_Pos)
 
#define GPIO_PUPDR_PUPDR5_0   (0x1UL << GPIO_PUPDR_PUPDR5_Pos)
 
#define GPIO_PUPDR_PUPDR5_1   (0x2UL << GPIO_PUPDR_PUPDR5_Pos)
 
#define GPIO_PUPDR_PUPDR6_Msk   (0x3UL << GPIO_PUPDR_PUPDR6_Pos)
 
#define GPIO_PUPDR_PUPDR6_0   (0x1UL << GPIO_PUPDR_PUPDR6_Pos)
 
#define GPIO_PUPDR_PUPDR6_1   (0x2UL << GPIO_PUPDR_PUPDR6_Pos)
 
#define GPIO_PUPDR_PUPDR7_Msk   (0x3UL << GPIO_PUPDR_PUPDR7_Pos)
 
#define GPIO_PUPDR_PUPDR7_0   (0x1UL << GPIO_PUPDR_PUPDR7_Pos)
 
#define GPIO_PUPDR_PUPDR7_1   (0x2UL << GPIO_PUPDR_PUPDR7_Pos)
 
#define GPIO_PUPDR_PUPDR8_Msk   (0x3UL << GPIO_PUPDR_PUPDR8_Pos)
 
#define GPIO_PUPDR_PUPDR8_0   (0x1UL << GPIO_PUPDR_PUPDR8_Pos)
 
#define GPIO_PUPDR_PUPDR8_1   (0x2UL << GPIO_PUPDR_PUPDR8_Pos)
 
#define GPIO_PUPDR_PUPDR9_Msk   (0x3UL << GPIO_PUPDR_PUPDR9_Pos)
 
#define GPIO_PUPDR_PUPDR9_0   (0x1UL << GPIO_PUPDR_PUPDR9_Pos)
 
#define GPIO_PUPDR_PUPDR9_1   (0x2UL << GPIO_PUPDR_PUPDR9_Pos)
 
#define GPIO_PUPDR_PUPDR10_Msk   (0x3UL << GPIO_PUPDR_PUPDR10_Pos)
 
#define GPIO_PUPDR_PUPDR10_0   (0x1UL << GPIO_PUPDR_PUPDR10_Pos)
 
#define GPIO_PUPDR_PUPDR10_1   (0x2UL << GPIO_PUPDR_PUPDR10_Pos)
 
#define GPIO_PUPDR_PUPDR11_Msk   (0x3UL << GPIO_PUPDR_PUPDR11_Pos)
 
#define GPIO_PUPDR_PUPDR11_0   (0x1UL << GPIO_PUPDR_PUPDR11_Pos)
 
#define GPIO_PUPDR_PUPDR11_1   (0x2UL << GPIO_PUPDR_PUPDR11_Pos)
 
#define GPIO_PUPDR_PUPDR12_Msk   (0x3UL << GPIO_PUPDR_PUPDR12_Pos)
 
#define GPIO_PUPDR_PUPDR12_0   (0x1UL << GPIO_PUPDR_PUPDR12_Pos)
 
#define GPIO_PUPDR_PUPDR12_1   (0x2UL << GPIO_PUPDR_PUPDR12_Pos)
 
#define GPIO_PUPDR_PUPDR13_Msk   (0x3UL << GPIO_PUPDR_PUPDR13_Pos)
 
#define GPIO_PUPDR_PUPDR13_0   (0x1UL << GPIO_PUPDR_PUPDR13_Pos)
 
#define GPIO_PUPDR_PUPDR13_1   (0x2UL << GPIO_PUPDR_PUPDR13_Pos)
 
#define GPIO_PUPDR_PUPDR14_Msk   (0x3UL << GPIO_PUPDR_PUPDR14_Pos)
 
#define GPIO_PUPDR_PUPDR14_0   (0x1UL << GPIO_PUPDR_PUPDR14_Pos)
 
#define GPIO_PUPDR_PUPDR14_1   (0x2UL << GPIO_PUPDR_PUPDR14_Pos)
 
#define GPIO_PUPDR_PUPDR15_Msk   (0x3UL << GPIO_PUPDR_PUPDR15_Pos)
 
#define GPIO_PUPDR_PUPDR15_0   (0x1UL << GPIO_PUPDR_PUPDR15_Pos)
 
#define GPIO_PUPDR_PUPDR15_1   (0x2UL << GPIO_PUPDR_PUPDR15_Pos)
 
#define GPIO_IDR_ID0_Msk   (0x1UL << GPIO_IDR_ID0_Pos)
 
#define GPIO_IDR_ID1_Msk   (0x1UL << GPIO_IDR_ID1_Pos)
 
#define GPIO_IDR_ID2_Msk   (0x1UL << GPIO_IDR_ID2_Pos)
 
#define GPIO_IDR_ID3_Msk   (0x1UL << GPIO_IDR_ID3_Pos)
 
#define GPIO_IDR_ID4_Msk   (0x1UL << GPIO_IDR_ID4_Pos)
 
#define GPIO_IDR_ID5_Msk   (0x1UL << GPIO_IDR_ID5_Pos)
 
#define GPIO_IDR_ID6_Msk   (0x1UL << GPIO_IDR_ID6_Pos)
 
#define GPIO_IDR_ID7_Msk   (0x1UL << GPIO_IDR_ID7_Pos)
 
#define GPIO_IDR_ID8_Msk   (0x1UL << GPIO_IDR_ID8_Pos)
 
#define GPIO_IDR_ID9_Msk   (0x1UL << GPIO_IDR_ID9_Pos)
 
#define GPIO_IDR_ID10_Msk   (0x1UL << GPIO_IDR_ID10_Pos)
 
#define GPIO_IDR_ID11_Msk   (0x1UL << GPIO_IDR_ID11_Pos)
 
#define GPIO_IDR_ID12_Msk   (0x1UL << GPIO_IDR_ID12_Pos)
 
#define GPIO_IDR_ID13_Msk   (0x1UL << GPIO_IDR_ID13_Pos)
 
#define GPIO_IDR_ID14_Msk   (0x1UL << GPIO_IDR_ID14_Pos)
 
#define GPIO_IDR_ID15_Msk   (0x1UL << GPIO_IDR_ID15_Pos)
 
#define GPIO_ODR_OD0_Msk   (0x1UL << GPIO_ODR_OD0_Pos)
 
#define GPIO_ODR_OD1_Msk   (0x1UL << GPIO_ODR_OD1_Pos)
 
#define GPIO_ODR_OD2_Msk   (0x1UL << GPIO_ODR_OD2_Pos)
 
#define GPIO_ODR_OD3_Msk   (0x1UL << GPIO_ODR_OD3_Pos)
 
#define GPIO_ODR_OD4_Msk   (0x1UL << GPIO_ODR_OD4_Pos)
 
#define GPIO_ODR_OD5_Msk   (0x1UL << GPIO_ODR_OD5_Pos)
 
#define GPIO_ODR_OD6_Msk   (0x1UL << GPIO_ODR_OD6_Pos)
 
#define GPIO_ODR_OD7_Msk   (0x1UL << GPIO_ODR_OD7_Pos)
 
#define GPIO_ODR_OD8_Msk   (0x1UL << GPIO_ODR_OD8_Pos)
 
#define GPIO_ODR_OD9_Msk   (0x1UL << GPIO_ODR_OD9_Pos)
 
#define GPIO_ODR_OD10_Msk   (0x1UL << GPIO_ODR_OD10_Pos)
 
#define GPIO_ODR_OD11_Msk   (0x1UL << GPIO_ODR_OD11_Pos)
 
#define GPIO_ODR_OD12_Msk   (0x1UL << GPIO_ODR_OD12_Pos)
 
#define GPIO_ODR_OD13_Msk   (0x1UL << GPIO_ODR_OD13_Pos)
 
#define GPIO_ODR_OD14_Msk   (0x1UL << GPIO_ODR_OD14_Pos)
 
#define GPIO_ODR_OD15_Msk   (0x1UL << GPIO_ODR_OD15_Pos)
 
#define GPIO_BSRR_BS0_Msk   (0x1UL << GPIO_BSRR_BS0_Pos)
 
#define GPIO_BSRR_BS1_Msk   (0x1UL << GPIO_BSRR_BS1_Pos)
 
#define GPIO_BSRR_BS2_Msk   (0x1UL << GPIO_BSRR_BS2_Pos)
 
#define GPIO_BSRR_BS3_Msk   (0x1UL << GPIO_BSRR_BS3_Pos)
 
#define GPIO_BSRR_BS4_Msk   (0x1UL << GPIO_BSRR_BS4_Pos)
 
#define GPIO_BSRR_BS5_Msk   (0x1UL << GPIO_BSRR_BS5_Pos)
 
#define GPIO_BSRR_BS6_Msk   (0x1UL << GPIO_BSRR_BS6_Pos)
 
#define GPIO_BSRR_BS7_Msk   (0x1UL << GPIO_BSRR_BS7_Pos)
 
#define GPIO_BSRR_BS8_Msk   (0x1UL << GPIO_BSRR_BS8_Pos)
 
#define GPIO_BSRR_BS9_Msk   (0x1UL << GPIO_BSRR_BS9_Pos)
 
#define GPIO_BSRR_BS10_Msk   (0x1UL << GPIO_BSRR_BS10_Pos)
 
#define GPIO_BSRR_BS11_Msk   (0x1UL << GPIO_BSRR_BS11_Pos)
 
#define GPIO_BSRR_BS12_Msk   (0x1UL << GPIO_BSRR_BS12_Pos)
 
#define GPIO_BSRR_BS13_Msk   (0x1UL << GPIO_BSRR_BS13_Pos)
 
#define GPIO_BSRR_BS14_Msk   (0x1UL << GPIO_BSRR_BS14_Pos)
 
#define GPIO_BSRR_BS15_Msk   (0x1UL << GPIO_BSRR_BS15_Pos)
 
#define GPIO_BSRR_BR0_Msk   (0x1UL << GPIO_BSRR_BR0_Pos)
 
#define GPIO_BSRR_BR1_Msk   (0x1UL << GPIO_BSRR_BR1_Pos)
 
#define GPIO_BSRR_BR2_Msk   (0x1UL << GPIO_BSRR_BR2_Pos)
 
#define GPIO_BSRR_BR3_Msk   (0x1UL << GPIO_BSRR_BR3_Pos)
 
#define GPIO_BSRR_BR4_Msk   (0x1UL << GPIO_BSRR_BR4_Pos)
 
#define GPIO_BSRR_BR5_Msk   (0x1UL << GPIO_BSRR_BR5_Pos)
 
#define GPIO_BSRR_BR6_Msk   (0x1UL << GPIO_BSRR_BR6_Pos)
 
#define GPIO_BSRR_BR7_Msk   (0x1UL << GPIO_BSRR_BR7_Pos)
 
#define GPIO_BSRR_BR8_Msk   (0x1UL << GPIO_BSRR_BR8_Pos)
 
#define GPIO_BSRR_BR9_Msk   (0x1UL << GPIO_BSRR_BR9_Pos)
 
#define GPIO_BSRR_BR10_Msk   (0x1UL << GPIO_BSRR_BR10_Pos)
 
#define GPIO_BSRR_BR11_Msk   (0x1UL << GPIO_BSRR_BR11_Pos)
 
#define GPIO_BSRR_BR12_Msk   (0x1UL << GPIO_BSRR_BR12_Pos)
 
#define GPIO_BSRR_BR13_Msk   (0x1UL << GPIO_BSRR_BR13_Pos)
 
#define GPIO_BSRR_BR14_Msk   (0x1UL << GPIO_BSRR_BR14_Pos)
 
#define GPIO_BSRR_BR15_Msk   (0x1UL << GPIO_BSRR_BR15_Pos)
 
#define GPIO_LCKR_LCK0_Msk   (0x1UL << GPIO_LCKR_LCK0_Pos)
 
#define GPIO_LCKR_LCK1_Msk   (0x1UL << GPIO_LCKR_LCK1_Pos)
 
#define GPIO_LCKR_LCK2_Msk   (0x1UL << GPIO_LCKR_LCK2_Pos)
 
#define GPIO_LCKR_LCK3_Msk   (0x1UL << GPIO_LCKR_LCK3_Pos)
 
#define GPIO_LCKR_LCK4_Msk   (0x1UL << GPIO_LCKR_LCK4_Pos)
 
#define GPIO_LCKR_LCK5_Msk   (0x1UL << GPIO_LCKR_LCK5_Pos)
 
#define GPIO_LCKR_LCK6_Msk   (0x1UL << GPIO_LCKR_LCK6_Pos)
 
#define GPIO_LCKR_LCK7_Msk   (0x1UL << GPIO_LCKR_LCK7_Pos)
 
#define GPIO_LCKR_LCK8_Msk   (0x1UL << GPIO_LCKR_LCK8_Pos)
 
#define GPIO_LCKR_LCK9_Msk   (0x1UL << GPIO_LCKR_LCK9_Pos)
 
#define GPIO_LCKR_LCK10_Msk   (0x1UL << GPIO_LCKR_LCK10_Pos)
 
#define GPIO_LCKR_LCK11_Msk   (0x1UL << GPIO_LCKR_LCK11_Pos)
 
#define GPIO_LCKR_LCK12_Msk   (0x1UL << GPIO_LCKR_LCK12_Pos)
 
#define GPIO_LCKR_LCK13_Msk   (0x1UL << GPIO_LCKR_LCK13_Pos)
 
#define GPIO_LCKR_LCK14_Msk   (0x1UL << GPIO_LCKR_LCK14_Pos)
 
#define GPIO_LCKR_LCK15_Msk   (0x1UL << GPIO_LCKR_LCK15_Pos)
 
#define GPIO_LCKR_LCKK_Msk   (0x1UL << GPIO_LCKR_LCKK_Pos)
 
#define GPIO_AFRL_AFRL0_Msk   (0xFUL << GPIO_AFRL_AFRL0_Pos)
 
#define GPIO_AFRL_AFRL0_0   (0x1UL << GPIO_AFRL_AFRL0_Pos)
 
#define GPIO_AFRL_AFRL0_1   (0x2UL << GPIO_AFRL_AFRL0_Pos)
 
#define GPIO_AFRL_AFRL0_2   (0x4UL << GPIO_AFRL_AFRL0_Pos)
 
#define GPIO_AFRL_AFRL0_3   (0x8UL << GPIO_AFRL_AFRL0_Pos)
 
#define GPIO_AFRL_AFRL1_Msk   (0xFUL << GPIO_AFRL_AFRL1_Pos)
 
#define GPIO_AFRL_AFRL1_0   (0x1UL << GPIO_AFRL_AFRL1_Pos)
 
#define GPIO_AFRL_AFRL1_1   (0x2UL << GPIO_AFRL_AFRL1_Pos)
 
#define GPIO_AFRL_AFRL1_2   (0x4UL << GPIO_AFRL_AFRL1_Pos)
 
#define GPIO_AFRL_AFRL1_3   (0x8UL << GPIO_AFRL_AFRL1_Pos)
 
#define GPIO_AFRL_AFRL2_Msk   (0xFUL << GPIO_AFRL_AFRL2_Pos)
 
#define GPIO_AFRL_AFRL2_0   (0x1UL << GPIO_AFRL_AFRL2_Pos)
 
#define GPIO_AFRL_AFRL2_1   (0x2UL << GPIO_AFRL_AFRL2_Pos)
 
#define GPIO_AFRL_AFRL2_2   (0x4UL << GPIO_AFRL_AFRL2_Pos)
 
#define GPIO_AFRL_AFRL2_3   (0x8UL << GPIO_AFRL_AFRL2_Pos)
 
#define GPIO_AFRL_AFRL3_Msk   (0xFUL << GPIO_AFRL_AFRL3_Pos)
 
#define GPIO_AFRL_AFRL3_0   (0x1UL << GPIO_AFRL_AFRL3_Pos)
 
#define GPIO_AFRL_AFRL3_1   (0x2UL << GPIO_AFRL_AFRL3_Pos)
 
#define GPIO_AFRL_AFRL3_2   (0x4UL << GPIO_AFRL_AFRL3_Pos)
 
#define GPIO_AFRL_AFRL3_3   (0x8UL << GPIO_AFRL_AFRL3_Pos)
 
#define GPIO_AFRL_AFRL4_Msk   (0xFUL << GPIO_AFRL_AFRL4_Pos)
 
#define GPIO_AFRL_AFRL4_0   (0x1UL << GPIO_AFRL_AFRL4_Pos)
 
#define GPIO_AFRL_AFRL4_1   (0x2UL << GPIO_AFRL_AFRL4_Pos)
 
#define GPIO_AFRL_AFRL4_2   (0x4UL << GPIO_AFRL_AFRL4_Pos)
 
#define GPIO_AFRL_AFRL4_3   (0x8UL << GPIO_AFRL_AFRL4_Pos)
 
#define GPIO_AFRL_AFRL5_Msk   (0xFUL << GPIO_AFRL_AFRL5_Pos)
 
#define GPIO_AFRL_AFRL5_0   (0x1UL << GPIO_AFRL_AFRL5_Pos)
 
#define GPIO_AFRL_AFRL5_1   (0x2UL << GPIO_AFRL_AFRL5_Pos)
 
#define GPIO_AFRL_AFRL5_2   (0x4UL << GPIO_AFRL_AFRL5_Pos)
 
#define GPIO_AFRL_AFRL5_3   (0x8UL << GPIO_AFRL_AFRL5_Pos)
 
#define GPIO_AFRL_AFRL6_Msk   (0xFUL << GPIO_AFRL_AFRL6_Pos)
 
#define GPIO_AFRL_AFRL6_0   (0x1UL << GPIO_AFRL_AFRL6_Pos)
 
#define GPIO_AFRL_AFRL6_1   (0x2UL << GPIO_AFRL_AFRL6_Pos)
 
#define GPIO_AFRL_AFRL6_2   (0x4UL << GPIO_AFRL_AFRL6_Pos)
 
#define GPIO_AFRL_AFRL6_3   (0x8UL << GPIO_AFRL_AFRL6_Pos)
 
#define GPIO_AFRL_AFRL7_Msk   (0xFUL << GPIO_AFRL_AFRL7_Pos)
 
#define GPIO_AFRL_AFRL7_0   (0x1UL << GPIO_AFRL_AFRL7_Pos)
 
#define GPIO_AFRL_AFRL7_1   (0x2UL << GPIO_AFRL_AFRL7_Pos)
 
#define GPIO_AFRL_AFRL7_2   (0x4UL << GPIO_AFRL_AFRL7_Pos)
 
#define GPIO_AFRL_AFRL7_3   (0x8UL << GPIO_AFRL_AFRL7_Pos)
 
#define GPIO_AFRH_AFRH0_Msk   (0xFUL << GPIO_AFRH_AFRH0_Pos)
 
#define GPIO_AFRH_AFRH0_0   (0x1UL << GPIO_AFRH_AFRH0_Pos)
 
#define GPIO_AFRH_AFRH0_1   (0x2UL << GPIO_AFRH_AFRH0_Pos)
 
#define GPIO_AFRH_AFRH0_2   (0x4UL << GPIO_AFRH_AFRH0_Pos)
 
#define GPIO_AFRH_AFRH0_3   (0x8UL << GPIO_AFRH_AFRH0_Pos)
 
#define GPIO_AFRH_AFRH1_Msk   (0xFUL << GPIO_AFRH_AFRH1_Pos)
 
#define GPIO_AFRH_AFRH1_0   (0x1UL << GPIO_AFRH_AFRH1_Pos)
 
#define GPIO_AFRH_AFRH1_1   (0x2UL << GPIO_AFRH_AFRH1_Pos)
 
#define GPIO_AFRH_AFRH1_2   (0x4UL << GPIO_AFRH_AFRH1_Pos)
 
#define GPIO_AFRH_AFRH1_3   (0x8UL << GPIO_AFRH_AFRH1_Pos)
 
#define GPIO_AFRH_AFRH2_Msk   (0xFUL << GPIO_AFRH_AFRH2_Pos)
 
#define GPIO_AFRH_AFRH2_0   (0x1UL << GPIO_AFRH_AFRH2_Pos)
 
#define GPIO_AFRH_AFRH2_1   (0x2UL << GPIO_AFRH_AFRH2_Pos)
 
#define GPIO_AFRH_AFRH2_2   (0x4UL << GPIO_AFRH_AFRH2_Pos)
 
#define GPIO_AFRH_AFRH2_3   (0x8UL << GPIO_AFRH_AFRH2_Pos)
 
#define GPIO_AFRH_AFRH3_Msk   (0xFUL << GPIO_AFRH_AFRH3_Pos)
 
#define GPIO_AFRH_AFRH3_0   (0x1UL << GPIO_AFRH_AFRH3_Pos)
 
#define GPIO_AFRH_AFRH3_1   (0x2UL << GPIO_AFRH_AFRH3_Pos)
 
#define GPIO_AFRH_AFRH3_2   (0x4UL << GPIO_AFRH_AFRH3_Pos)
 
#define GPIO_AFRH_AFRH3_3   (0x8UL << GPIO_AFRH_AFRH3_Pos)
 
#define GPIO_AFRH_AFRH4_Msk   (0xFUL << GPIO_AFRH_AFRH4_Pos)
 
#define GPIO_AFRH_AFRH4_0   (0x1UL << GPIO_AFRH_AFRH4_Pos)
 
#define GPIO_AFRH_AFRH4_1   (0x2UL << GPIO_AFRH_AFRH4_Pos)
 
#define GPIO_AFRH_AFRH4_2   (0x4UL << GPIO_AFRH_AFRH4_Pos)
 
#define GPIO_AFRH_AFRH4_3   (0x8UL << GPIO_AFRH_AFRH4_Pos)
 
#define GPIO_AFRH_AFRH5_Msk   (0xFUL << GPIO_AFRH_AFRH5_Pos)
 
#define GPIO_AFRH_AFRH5_0   (0x1UL << GPIO_AFRH_AFRH5_Pos)
 
#define GPIO_AFRH_AFRH5_1   (0x2UL << GPIO_AFRH_AFRH5_Pos)
 
#define GPIO_AFRH_AFRH5_2   (0x4UL << GPIO_AFRH_AFRH5_Pos)
 
#define GPIO_AFRH_AFRH5_3   (0x8UL << GPIO_AFRH_AFRH5_Pos)
 
#define GPIO_AFRH_AFRH6_Msk   (0xFUL << GPIO_AFRH_AFRH6_Pos)
 
#define GPIO_AFRH_AFRH6_0   (0x1UL << GPIO_AFRH_AFRH6_Pos)
 
#define GPIO_AFRH_AFRH6_1   (0x2UL << GPIO_AFRH_AFRH6_Pos)
 
#define GPIO_AFRH_AFRH6_2   (0x4UL << GPIO_AFRH_AFRH6_Pos)
 
#define GPIO_AFRH_AFRH6_3   (0x8UL << GPIO_AFRH_AFRH6_Pos)
 
#define GPIO_AFRH_AFRH7_Msk   (0xFUL << GPIO_AFRH_AFRH7_Pos)
 
#define GPIO_AFRH_AFRH7_0   (0x1UL << GPIO_AFRH_AFRH7_Pos)
 
#define GPIO_AFRH_AFRH7_1   (0x2UL << GPIO_AFRH_AFRH7_Pos)
 
#define GPIO_AFRH_AFRH7_2   (0x4UL << GPIO_AFRH_AFRH7_Pos)
 
#define GPIO_AFRH_AFRH7_3   (0x8UL << GPIO_AFRH_AFRH7_Pos)
 
#define I2C_CR1_PE_Msk   (0x1UL << I2C_CR1_PE_Pos)
 
#define I2C_CR1_PE   I2C_CR1_PE_Msk
 
#define I2C_CR1_TXIE_Msk   (0x1UL << I2C_CR1_TXIE_Pos)
 
#define I2C_CR1_TXIE   I2C_CR1_TXIE_Msk
 
#define I2C_CR1_RXIE_Msk   (0x1UL << I2C_CR1_RXIE_Pos)
 
#define I2C_CR1_RXIE   I2C_CR1_RXIE_Msk
 
#define I2C_CR1_ADDRIE_Msk   (0x1UL << I2C_CR1_ADDRIE_Pos)
 
#define I2C_CR1_ADDRIE   I2C_CR1_ADDRIE_Msk
 
#define I2C_CR1_NACKIE_Msk   (0x1UL << I2C_CR1_NACKIE_Pos)
 
#define I2C_CR1_NACKIE   I2C_CR1_NACKIE_Msk
 
#define I2C_CR1_STOPIE_Msk   (0x1UL << I2C_CR1_STOPIE_Pos)
 
#define I2C_CR1_STOPIE   I2C_CR1_STOPIE_Msk
 
#define I2C_CR1_TCIE_Msk   (0x1UL << I2C_CR1_TCIE_Pos)
 
#define I2C_CR1_TCIE   I2C_CR1_TCIE_Msk
 
#define I2C_CR1_ERRIE_Msk   (0x1UL << I2C_CR1_ERRIE_Pos)
 
#define I2C_CR1_ERRIE   I2C_CR1_ERRIE_Msk
 
#define I2C_CR1_DNF_Msk   (0xFUL << I2C_CR1_DNF_Pos)
 
#define I2C_CR1_DNF   I2C_CR1_DNF_Msk
 
#define I2C_CR1_ANFOFF_Msk   (0x1UL << I2C_CR1_ANFOFF_Pos)
 
#define I2C_CR1_ANFOFF   I2C_CR1_ANFOFF_Msk
 
#define I2C_CR1_TXDMAEN_Msk   (0x1UL << I2C_CR1_TXDMAEN_Pos)
 
#define I2C_CR1_TXDMAEN   I2C_CR1_TXDMAEN_Msk
 
#define I2C_CR1_RXDMAEN_Msk   (0x1UL << I2C_CR1_RXDMAEN_Pos)
 
#define I2C_CR1_RXDMAEN   I2C_CR1_RXDMAEN_Msk
 
#define I2C_CR1_SBC_Msk   (0x1UL << I2C_CR1_SBC_Pos)
 
#define I2C_CR1_SBC   I2C_CR1_SBC_Msk
 
#define I2C_CR1_NOSTRETCH_Msk   (0x1UL << I2C_CR1_NOSTRETCH_Pos)
 
#define I2C_CR1_NOSTRETCH   I2C_CR1_NOSTRETCH_Msk
 
#define I2C_CR1_GCEN_Msk   (0x1UL << I2C_CR1_GCEN_Pos)
 
#define I2C_CR1_GCEN   I2C_CR1_GCEN_Msk
 
#define I2C_CR1_SMBHEN_Msk   (0x1UL << I2C_CR1_SMBHEN_Pos)
 
#define I2C_CR1_SMBHEN   I2C_CR1_SMBHEN_Msk
 
#define I2C_CR1_SMBDEN_Msk   (0x1UL << I2C_CR1_SMBDEN_Pos)
 
#define I2C_CR1_SMBDEN   I2C_CR1_SMBDEN_Msk
 
#define I2C_CR1_ALERTEN_Msk   (0x1UL << I2C_CR1_ALERTEN_Pos)
 
#define I2C_CR1_ALERTEN   I2C_CR1_ALERTEN_Msk
 
#define I2C_CR1_PECEN_Msk   (0x1UL << I2C_CR1_PECEN_Pos)
 
#define I2C_CR1_PECEN   I2C_CR1_PECEN_Msk
 
#define I2C_CR2_SADD_Msk   (0x3FFUL << I2C_CR2_SADD_Pos)
 
#define I2C_CR2_SADD   I2C_CR2_SADD_Msk
 
#define I2C_CR2_RD_WRN_Msk   (0x1UL << I2C_CR2_RD_WRN_Pos)
 
#define I2C_CR2_RD_WRN   I2C_CR2_RD_WRN_Msk
 
#define I2C_CR2_ADD10_Msk   (0x1UL << I2C_CR2_ADD10_Pos)
 
#define I2C_CR2_ADD10   I2C_CR2_ADD10_Msk
 
#define I2C_CR2_HEAD10R_Msk   (0x1UL << I2C_CR2_HEAD10R_Pos)
 
#define I2C_CR2_HEAD10R   I2C_CR2_HEAD10R_Msk
 
#define I2C_CR2_START_Msk   (0x1UL << I2C_CR2_START_Pos)
 
#define I2C_CR2_START   I2C_CR2_START_Msk
 
#define I2C_CR2_STOP_Msk   (0x1UL << I2C_CR2_STOP_Pos)
 
#define I2C_CR2_STOP   I2C_CR2_STOP_Msk
 
#define I2C_CR2_NACK_Msk   (0x1UL << I2C_CR2_NACK_Pos)
 
#define I2C_CR2_NACK   I2C_CR2_NACK_Msk
 
#define I2C_CR2_NBYTES_Msk   (0xFFUL << I2C_CR2_NBYTES_Pos)
 
#define I2C_CR2_NBYTES   I2C_CR2_NBYTES_Msk
 
#define I2C_CR2_RELOAD_Msk   (0x1UL << I2C_CR2_RELOAD_Pos)
 
#define I2C_CR2_RELOAD   I2C_CR2_RELOAD_Msk
 
#define I2C_CR2_AUTOEND_Msk   (0x1UL << I2C_CR2_AUTOEND_Pos)
 
#define I2C_CR2_AUTOEND   I2C_CR2_AUTOEND_Msk
 
#define I2C_CR2_PECBYTE_Msk   (0x1UL << I2C_CR2_PECBYTE_Pos)
 
#define I2C_CR2_PECBYTE   I2C_CR2_PECBYTE_Msk
 
#define I2C_OAR1_OA1_Msk   (0x3FFUL << I2C_OAR1_OA1_Pos)
 
#define I2C_OAR1_OA1   I2C_OAR1_OA1_Msk
 
#define I2C_OAR1_OA1MODE_Msk   (0x1UL << I2C_OAR1_OA1MODE_Pos)
 
#define I2C_OAR1_OA1MODE   I2C_OAR1_OA1MODE_Msk
 
#define I2C_OAR1_OA1EN_Msk   (0x1UL << I2C_OAR1_OA1EN_Pos)
 
#define I2C_OAR1_OA1EN   I2C_OAR1_OA1EN_Msk
 
#define I2C_OAR2_OA2_Msk   (0x7FUL << I2C_OAR2_OA2_Pos)
 
#define I2C_OAR2_OA2   I2C_OAR2_OA2_Msk
 
#define I2C_OAR2_OA2MSK_Msk   (0x7UL << I2C_OAR2_OA2MSK_Pos)
 
#define I2C_OAR2_OA2MSK   I2C_OAR2_OA2MSK_Msk
 
#define I2C_OAR2_OA2NOMASK   0x00000000U
 
#define I2C_OAR2_OA2MASK01_Msk   (0x1UL << I2C_OAR2_OA2MASK01_Pos)
 
#define I2C_OAR2_OA2MASK01   I2C_OAR2_OA2MASK01_Msk
 
#define I2C_OAR2_OA2MASK02_Msk   (0x1UL << I2C_OAR2_OA2MASK02_Pos)
 
#define I2C_OAR2_OA2MASK02   I2C_OAR2_OA2MASK02_Msk
 
#define I2C_OAR2_OA2MASK03_Msk   (0x3UL << I2C_OAR2_OA2MASK03_Pos)
 
#define I2C_OAR2_OA2MASK03   I2C_OAR2_OA2MASK03_Msk
 
#define I2C_OAR2_OA2MASK04_Msk   (0x1UL << I2C_OAR2_OA2MASK04_Pos)
 
#define I2C_OAR2_OA2MASK04   I2C_OAR2_OA2MASK04_Msk
 
#define I2C_OAR2_OA2MASK05_Msk   (0x5UL << I2C_OAR2_OA2MASK05_Pos)
 
#define I2C_OAR2_OA2MASK05   I2C_OAR2_OA2MASK05_Msk
 
#define I2C_OAR2_OA2MASK06_Msk   (0x3UL << I2C_OAR2_OA2MASK06_Pos)
 
#define I2C_OAR2_OA2MASK06   I2C_OAR2_OA2MASK06_Msk
 
#define I2C_OAR2_OA2MASK07_Msk   (0x7UL << I2C_OAR2_OA2MASK07_Pos)
 
#define I2C_OAR2_OA2MASK07   I2C_OAR2_OA2MASK07_Msk
 
#define I2C_OAR2_OA2EN_Msk   (0x1UL << I2C_OAR2_OA2EN_Pos)
 
#define I2C_OAR2_OA2EN   I2C_OAR2_OA2EN_Msk
 
#define I2C_TIMINGR_SCLL_Msk   (0xFFUL << I2C_TIMINGR_SCLL_Pos)
 
#define I2C_TIMINGR_SCLL   I2C_TIMINGR_SCLL_Msk
 
#define I2C_TIMINGR_SCLH_Msk   (0xFFUL << I2C_TIMINGR_SCLH_Pos)
 
#define I2C_TIMINGR_SCLH   I2C_TIMINGR_SCLH_Msk
 
#define I2C_TIMINGR_SDADEL_Msk   (0xFUL << I2C_TIMINGR_SDADEL_Pos)
 
#define I2C_TIMINGR_SDADEL   I2C_TIMINGR_SDADEL_Msk
 
#define I2C_TIMINGR_SCLDEL_Msk   (0xFUL << I2C_TIMINGR_SCLDEL_Pos)
 
#define I2C_TIMINGR_SCLDEL   I2C_TIMINGR_SCLDEL_Msk
 
#define I2C_TIMINGR_PRESC_Msk   (0xFUL << I2C_TIMINGR_PRESC_Pos)
 
#define I2C_TIMINGR_PRESC   I2C_TIMINGR_PRESC_Msk
 
#define I2C_TIMEOUTR_TIMEOUTA_Msk   (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)
 
#define I2C_TIMEOUTR_TIMEOUTA   I2C_TIMEOUTR_TIMEOUTA_Msk
 
#define I2C_TIMEOUTR_TIDLE_Msk   (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)
 
#define I2C_TIMEOUTR_TIDLE   I2C_TIMEOUTR_TIDLE_Msk
 
#define I2C_TIMEOUTR_TIMOUTEN_Msk   (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)
 
#define I2C_TIMEOUTR_TIMOUTEN   I2C_TIMEOUTR_TIMOUTEN_Msk
 
#define I2C_TIMEOUTR_TIMEOUTB_Msk   (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)
 
#define I2C_TIMEOUTR_TIMEOUTB   I2C_TIMEOUTR_TIMEOUTB_Msk
 
#define I2C_TIMEOUTR_TEXTEN_Msk   (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)
 
#define I2C_TIMEOUTR_TEXTEN   I2C_TIMEOUTR_TEXTEN_Msk
 
#define I2C_ISR_TXE_Msk   (0x1UL << I2C_ISR_TXE_Pos)
 
#define I2C_ISR_TXE   I2C_ISR_TXE_Msk
 
#define I2C_ISR_TXIS_Msk   (0x1UL << I2C_ISR_TXIS_Pos)
 
#define I2C_ISR_TXIS   I2C_ISR_TXIS_Msk
 
#define I2C_ISR_RXNE_Msk   (0x1UL << I2C_ISR_RXNE_Pos)
 
#define I2C_ISR_RXNE   I2C_ISR_RXNE_Msk
 
#define I2C_ISR_ADDR_Msk   (0x1UL << I2C_ISR_ADDR_Pos)
 
#define I2C_ISR_ADDR   I2C_ISR_ADDR_Msk
 
#define I2C_ISR_NACKF_Msk   (0x1UL << I2C_ISR_NACKF_Pos)
 
#define I2C_ISR_NACKF   I2C_ISR_NACKF_Msk
 
#define I2C_ISR_STOPF_Msk   (0x1UL << I2C_ISR_STOPF_Pos)
 
#define I2C_ISR_STOPF   I2C_ISR_STOPF_Msk
 
#define I2C_ISR_TC_Msk   (0x1UL << I2C_ISR_TC_Pos)
 
#define I2C_ISR_TC   I2C_ISR_TC_Msk
 
#define I2C_ISR_TCR_Msk   (0x1UL << I2C_ISR_TCR_Pos)
 
#define I2C_ISR_TCR   I2C_ISR_TCR_Msk
 
#define I2C_ISR_BERR_Msk   (0x1UL << I2C_ISR_BERR_Pos)
 
#define I2C_ISR_BERR   I2C_ISR_BERR_Msk
 
#define I2C_ISR_ARLO_Msk   (0x1UL << I2C_ISR_ARLO_Pos)
 
#define I2C_ISR_ARLO   I2C_ISR_ARLO_Msk
 
#define I2C_ISR_OVR_Msk   (0x1UL << I2C_ISR_OVR_Pos)
 
#define I2C_ISR_OVR   I2C_ISR_OVR_Msk
 
#define I2C_ISR_PECERR_Msk   (0x1UL << I2C_ISR_PECERR_Pos)
 
#define I2C_ISR_PECERR   I2C_ISR_PECERR_Msk
 
#define I2C_ISR_TIMEOUT_Msk   (0x1UL << I2C_ISR_TIMEOUT_Pos)
 
#define I2C_ISR_TIMEOUT   I2C_ISR_TIMEOUT_Msk
 
#define I2C_ISR_ALERT_Msk   (0x1UL << I2C_ISR_ALERT_Pos)
 
#define I2C_ISR_ALERT   I2C_ISR_ALERT_Msk
 
#define I2C_ISR_BUSY_Msk   (0x1UL << I2C_ISR_BUSY_Pos)
 
#define I2C_ISR_BUSY   I2C_ISR_BUSY_Msk
 
#define I2C_ISR_DIR_Msk   (0x1UL << I2C_ISR_DIR_Pos)
 
#define I2C_ISR_DIR   I2C_ISR_DIR_Msk
 
#define I2C_ISR_ADDCODE_Msk   (0x7FUL << I2C_ISR_ADDCODE_Pos)
 
#define I2C_ISR_ADDCODE   I2C_ISR_ADDCODE_Msk
 
#define I2C_ICR_ADDRCF_Msk   (0x1UL << I2C_ICR_ADDRCF_Pos)
 
#define I2C_ICR_ADDRCF   I2C_ICR_ADDRCF_Msk
 
#define I2C_ICR_NACKCF_Msk   (0x1UL << I2C_ICR_NACKCF_Pos)
 
#define I2C_ICR_NACKCF   I2C_ICR_NACKCF_Msk
 
#define I2C_ICR_STOPCF_Msk   (0x1UL << I2C_ICR_STOPCF_Pos)
 
#define I2C_ICR_STOPCF   I2C_ICR_STOPCF_Msk
 
#define I2C_ICR_BERRCF_Msk   (0x1UL << I2C_ICR_BERRCF_Pos)
 
#define I2C_ICR_BERRCF   I2C_ICR_BERRCF_Msk
 
#define I2C_ICR_ARLOCF_Msk   (0x1UL << I2C_ICR_ARLOCF_Pos)
 
#define I2C_ICR_ARLOCF   I2C_ICR_ARLOCF_Msk
 
#define I2C_ICR_OVRCF_Msk   (0x1UL << I2C_ICR_OVRCF_Pos)
 
#define I2C_ICR_OVRCF   I2C_ICR_OVRCF_Msk
 
#define I2C_ICR_PECCF_Msk   (0x1UL << I2C_ICR_PECCF_Pos)
 
#define I2C_ICR_PECCF   I2C_ICR_PECCF_Msk
 
#define I2C_ICR_TIMOUTCF_Msk   (0x1UL << I2C_ICR_TIMOUTCF_Pos)
 
#define I2C_ICR_TIMOUTCF   I2C_ICR_TIMOUTCF_Msk
 
#define I2C_ICR_ALERTCF_Msk   (0x1UL << I2C_ICR_ALERTCF_Pos)
 
#define I2C_ICR_ALERTCF   I2C_ICR_ALERTCF_Msk
 
#define I2C_PECR_PEC_Msk   (0xFFUL << I2C_PECR_PEC_Pos)
 
#define I2C_PECR_PEC   I2C_PECR_PEC_Msk
 
#define I2C_RXDR_RXDATA_Msk   (0xFFUL << I2C_RXDR_RXDATA_Pos)
 
#define I2C_RXDR_RXDATA   I2C_RXDR_RXDATA_Msk
 
#define I2C_TXDR_TXDATA_Msk   (0xFFUL << I2C_TXDR_TXDATA_Pos)
 
#define I2C_TXDR_TXDATA   I2C_TXDR_TXDATA_Msk
 
#define IWDG_KR_KEY_Msk   (0xFFFFUL << IWDG_KR_KEY_Pos)
 
#define IWDG_KR_KEY   IWDG_KR_KEY_Msk
 
#define IWDG_PR_PR_Msk   (0x7UL << IWDG_PR_PR_Pos)
 
#define IWDG_PR_PR   IWDG_PR_PR_Msk
 
#define IWDG_PR_PR_0   (0x1UL << IWDG_PR_PR_Pos)
 
#define IWDG_PR_PR_1   (0x2UL << IWDG_PR_PR_Pos)
 
#define IWDG_PR_PR_2   (0x4UL << IWDG_PR_PR_Pos)
 
#define IWDG_RLR_RL_Msk   (0xFFFUL << IWDG_RLR_RL_Pos)
 
#define IWDG_RLR_RL   IWDG_RLR_RL_Msk
 
#define IWDG_SR_PVU_Msk   (0x1UL << IWDG_SR_PVU_Pos)
 
#define IWDG_SR_PVU   IWDG_SR_PVU_Msk
 
#define IWDG_SR_RVU_Msk   (0x1UL << IWDG_SR_RVU_Pos)
 
#define IWDG_SR_RVU   IWDG_SR_RVU_Msk
 
#define IWDG_SR_WVU_Msk   (0x1UL << IWDG_SR_WVU_Pos)
 
#define IWDG_SR_WVU   IWDG_SR_WVU_Msk
 
#define IWDG_WINR_WIN_Msk   (0xFFFUL << IWDG_WINR_WIN_Pos)
 
#define IWDG_WINR_WIN   IWDG_WINR_WIN_Msk
 
#define LTDC_SSCR_VSH_Msk   (0x7FFUL << LTDC_SSCR_VSH_Pos)
 
#define LTDC_SSCR_VSH   LTDC_SSCR_VSH_Msk
 
#define LTDC_SSCR_HSW_Msk   (0xFFFUL << LTDC_SSCR_HSW_Pos)
 
#define LTDC_SSCR_HSW   LTDC_SSCR_HSW_Msk
 
#define LTDC_BPCR_AVBP_Msk   (0x7FFUL << LTDC_BPCR_AVBP_Pos)
 
#define LTDC_BPCR_AVBP   LTDC_BPCR_AVBP_Msk
 
#define LTDC_BPCR_AHBP_Msk   (0xFFFUL << LTDC_BPCR_AHBP_Pos)
 
#define LTDC_BPCR_AHBP   LTDC_BPCR_AHBP_Msk
 
#define LTDC_AWCR_AAH_Msk   (0x7FFUL << LTDC_AWCR_AAH_Pos)
 
#define LTDC_AWCR_AAH   LTDC_AWCR_AAH_Msk
 
#define LTDC_AWCR_AAW_Msk   (0xFFFUL << LTDC_AWCR_AAW_Pos)
 
#define LTDC_AWCR_AAW   LTDC_AWCR_AAW_Msk
 
#define LTDC_TWCR_TOTALH_Msk   (0x7FFUL << LTDC_TWCR_TOTALH_Pos)
 
#define LTDC_TWCR_TOTALH   LTDC_TWCR_TOTALH_Msk
 
#define LTDC_TWCR_TOTALW_Msk   (0xFFFUL << LTDC_TWCR_TOTALW_Pos)
 
#define LTDC_TWCR_TOTALW   LTDC_TWCR_TOTALW_Msk
 
#define LTDC_GCR_LTDCEN_Msk   (0x1UL << LTDC_GCR_LTDCEN_Pos)
 
#define LTDC_GCR_LTDCEN   LTDC_GCR_LTDCEN_Msk
 
#define LTDC_GCR_DBW_Msk   (0x7UL << LTDC_GCR_DBW_Pos)
 
#define LTDC_GCR_DBW   LTDC_GCR_DBW_Msk
 
#define LTDC_GCR_DGW_Msk   (0x7UL << LTDC_GCR_DGW_Pos)
 
#define LTDC_GCR_DGW   LTDC_GCR_DGW_Msk
 
#define LTDC_GCR_DRW_Msk   (0x7UL << LTDC_GCR_DRW_Pos)
 
#define LTDC_GCR_DRW   LTDC_GCR_DRW_Msk
 
#define LTDC_GCR_DEN_Msk   (0x1UL << LTDC_GCR_DEN_Pos)
 
#define LTDC_GCR_DEN   LTDC_GCR_DEN_Msk
 
#define LTDC_GCR_PCPOL_Msk   (0x1UL << LTDC_GCR_PCPOL_Pos)
 
#define LTDC_GCR_PCPOL   LTDC_GCR_PCPOL_Msk
 
#define LTDC_GCR_DEPOL_Msk   (0x1UL << LTDC_GCR_DEPOL_Pos)
 
#define LTDC_GCR_DEPOL   LTDC_GCR_DEPOL_Msk
 
#define LTDC_GCR_VSPOL_Msk   (0x1UL << LTDC_GCR_VSPOL_Pos)
 
#define LTDC_GCR_VSPOL   LTDC_GCR_VSPOL_Msk
 
#define LTDC_GCR_HSPOL_Msk   (0x1UL << LTDC_GCR_HSPOL_Pos)
 
#define LTDC_GCR_HSPOL   LTDC_GCR_HSPOL_Msk
 
#define LTDC_SRCR_IMR_Msk   (0x1UL << LTDC_SRCR_IMR_Pos)
 
#define LTDC_SRCR_IMR   LTDC_SRCR_IMR_Msk
 
#define LTDC_SRCR_VBR_Msk   (0x1UL << LTDC_SRCR_VBR_Pos)
 
#define LTDC_SRCR_VBR   LTDC_SRCR_VBR_Msk
 
#define LTDC_BCCR_BCBLUE_Msk   (0xFFUL << LTDC_BCCR_BCBLUE_Pos)
 
#define LTDC_BCCR_BCBLUE   LTDC_BCCR_BCBLUE_Msk
 
#define LTDC_BCCR_BCGREEN_Msk   (0xFFUL << LTDC_BCCR_BCGREEN_Pos)
 
#define LTDC_BCCR_BCGREEN   LTDC_BCCR_BCGREEN_Msk
 
#define LTDC_BCCR_BCRED_Msk   (0xFFUL << LTDC_BCCR_BCRED_Pos)
 
#define LTDC_BCCR_BCRED   LTDC_BCCR_BCRED_Msk
 
#define LTDC_IER_LIE_Msk   (0x1UL << LTDC_IER_LIE_Pos)
 
#define LTDC_IER_LIE   LTDC_IER_LIE_Msk
 
#define LTDC_IER_FUIE_Msk   (0x1UL << LTDC_IER_FUIE_Pos)
 
#define LTDC_IER_FUIE   LTDC_IER_FUIE_Msk
 
#define LTDC_IER_TERRIE_Msk   (0x1UL << LTDC_IER_TERRIE_Pos)
 
#define LTDC_IER_TERRIE   LTDC_IER_TERRIE_Msk
 
#define LTDC_IER_RRIE_Msk   (0x1UL << LTDC_IER_RRIE_Pos)
 
#define LTDC_IER_RRIE   LTDC_IER_RRIE_Msk
 
#define LTDC_ISR_LIF_Msk   (0x1UL << LTDC_ISR_LIF_Pos)
 
#define LTDC_ISR_LIF   LTDC_ISR_LIF_Msk
 
#define LTDC_ISR_FUIF_Msk   (0x1UL << LTDC_ISR_FUIF_Pos)
 
#define LTDC_ISR_FUIF   LTDC_ISR_FUIF_Msk
 
#define LTDC_ISR_TERRIF_Msk   (0x1UL << LTDC_ISR_TERRIF_Pos)
 
#define LTDC_ISR_TERRIF   LTDC_ISR_TERRIF_Msk
 
#define LTDC_ISR_RRIF_Msk   (0x1UL << LTDC_ISR_RRIF_Pos)
 
#define LTDC_ISR_RRIF   LTDC_ISR_RRIF_Msk
 
#define LTDC_ICR_CLIF_Msk   (0x1UL << LTDC_ICR_CLIF_Pos)
 
#define LTDC_ICR_CLIF   LTDC_ICR_CLIF_Msk
 
#define LTDC_ICR_CFUIF_Msk   (0x1UL << LTDC_ICR_CFUIF_Pos)
 
#define LTDC_ICR_CFUIF   LTDC_ICR_CFUIF_Msk
 
#define LTDC_ICR_CTERRIF_Msk   (0x1UL << LTDC_ICR_CTERRIF_Pos)
 
#define LTDC_ICR_CTERRIF   LTDC_ICR_CTERRIF_Msk
 
#define LTDC_ICR_CRRIF_Msk   (0x1UL << LTDC_ICR_CRRIF_Pos)
 
#define LTDC_ICR_CRRIF   LTDC_ICR_CRRIF_Msk
 
#define LTDC_LIPCR_LIPOS_Msk   (0x7FFUL << LTDC_LIPCR_LIPOS_Pos)
 
#define LTDC_LIPCR_LIPOS   LTDC_LIPCR_LIPOS_Msk
 
#define LTDC_CPSR_CYPOS_Msk   (0xFFFFUL << LTDC_CPSR_CYPOS_Pos)
 
#define LTDC_CPSR_CYPOS   LTDC_CPSR_CYPOS_Msk
 
#define LTDC_CPSR_CXPOS_Msk   (0xFFFFUL << LTDC_CPSR_CXPOS_Pos)
 
#define LTDC_CPSR_CXPOS   LTDC_CPSR_CXPOS_Msk
 
#define LTDC_CDSR_VDES_Msk   (0x1UL << LTDC_CDSR_VDES_Pos)
 
#define LTDC_CDSR_VDES   LTDC_CDSR_VDES_Msk
 
#define LTDC_CDSR_HDES_Msk   (0x1UL << LTDC_CDSR_HDES_Pos)
 
#define LTDC_CDSR_HDES   LTDC_CDSR_HDES_Msk
 
#define LTDC_CDSR_VSYNCS_Msk   (0x1UL << LTDC_CDSR_VSYNCS_Pos)
 
#define LTDC_CDSR_VSYNCS   LTDC_CDSR_VSYNCS_Msk
 
#define LTDC_CDSR_HSYNCS_Msk   (0x1UL << LTDC_CDSR_HSYNCS_Pos)
 
#define LTDC_CDSR_HSYNCS   LTDC_CDSR_HSYNCS_Msk
 
#define LTDC_LxCR_LEN_Msk   (0x1UL << LTDC_LxCR_LEN_Pos)
 
#define LTDC_LxCR_LEN   LTDC_LxCR_LEN_Msk
 
#define LTDC_LxCR_COLKEN_Msk   (0x1UL << LTDC_LxCR_COLKEN_Pos)
 
#define LTDC_LxCR_COLKEN   LTDC_LxCR_COLKEN_Msk
 
#define LTDC_LxCR_CLUTEN_Msk   (0x1UL << LTDC_LxCR_CLUTEN_Pos)
 
#define LTDC_LxCR_CLUTEN   LTDC_LxCR_CLUTEN_Msk
 
#define LTDC_LxWHPCR_WHSTPOS_Msk   (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos)
 
#define LTDC_LxWHPCR_WHSTPOS   LTDC_LxWHPCR_WHSTPOS_Msk
 
#define LTDC_LxWHPCR_WHSPPOS_Msk   (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos)
 
#define LTDC_LxWHPCR_WHSPPOS   LTDC_LxWHPCR_WHSPPOS_Msk
 
#define LTDC_LxWVPCR_WVSTPOS_Msk   (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos)
 
#define LTDC_LxWVPCR_WVSTPOS   LTDC_LxWVPCR_WVSTPOS_Msk
 
#define LTDC_LxWVPCR_WVSPPOS_Msk   (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos)
 
#define LTDC_LxWVPCR_WVSPPOS   LTDC_LxWVPCR_WVSPPOS_Msk
 
#define LTDC_LxCKCR_CKBLUE_Msk   (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos)
 
#define LTDC_LxCKCR_CKBLUE   LTDC_LxCKCR_CKBLUE_Msk
 
#define LTDC_LxCKCR_CKGREEN_Msk   (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos)
 
#define LTDC_LxCKCR_CKGREEN   LTDC_LxCKCR_CKGREEN_Msk
 
#define LTDC_LxCKCR_CKRED_Msk   (0xFFUL << LTDC_LxCKCR_CKRED_Pos)
 
#define LTDC_LxCKCR_CKRED   LTDC_LxCKCR_CKRED_Msk
 
#define LTDC_LxPFCR_PF_Msk   (0x7UL << LTDC_LxPFCR_PF_Pos)
 
#define LTDC_LxPFCR_PF   LTDC_LxPFCR_PF_Msk
 
#define LTDC_LxCACR_CONSTA_Msk   (0xFFUL << LTDC_LxCACR_CONSTA_Pos)
 
#define LTDC_LxCACR_CONSTA   LTDC_LxCACR_CONSTA_Msk
 
#define LTDC_LxDCCR_DCBLUE_Msk   (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos)
 
#define LTDC_LxDCCR_DCBLUE   LTDC_LxDCCR_DCBLUE_Msk
 
#define LTDC_LxDCCR_DCGREEN_Msk   (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos)
 
#define LTDC_LxDCCR_DCGREEN   LTDC_LxDCCR_DCGREEN_Msk
 
#define LTDC_LxDCCR_DCRED_Msk   (0xFFUL << LTDC_LxDCCR_DCRED_Pos)
 
#define LTDC_LxDCCR_DCRED   LTDC_LxDCCR_DCRED_Msk
 
#define LTDC_LxDCCR_DCALPHA_Msk   (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos)
 
#define LTDC_LxDCCR_DCALPHA   LTDC_LxDCCR_DCALPHA_Msk
 
#define LTDC_LxBFCR_BF2_Msk   (0x7UL << LTDC_LxBFCR_BF2_Pos)
 
#define LTDC_LxBFCR_BF2   LTDC_LxBFCR_BF2_Msk
 
#define LTDC_LxBFCR_BF1_Msk   (0x7UL << LTDC_LxBFCR_BF1_Pos)
 
#define LTDC_LxBFCR_BF1   LTDC_LxBFCR_BF1_Msk
 
#define LTDC_LxCFBAR_CFBADD_Msk   (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos)
 
#define LTDC_LxCFBAR_CFBADD   LTDC_LxCFBAR_CFBADD_Msk
 
#define LTDC_LxCFBLR_CFBLL_Msk   (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos)
 
#define LTDC_LxCFBLR_CFBLL   LTDC_LxCFBLR_CFBLL_Msk
 
#define LTDC_LxCFBLR_CFBP_Msk   (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos)
 
#define LTDC_LxCFBLR_CFBP   LTDC_LxCFBLR_CFBP_Msk
 
#define LTDC_LxCFBLNR_CFBLNBR_Msk   (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos)
 
#define LTDC_LxCFBLNR_CFBLNBR   LTDC_LxCFBLNR_CFBLNBR_Msk
 
#define LTDC_LxCLUTWR_BLUE_Msk   (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos)
 
#define LTDC_LxCLUTWR_BLUE   LTDC_LxCLUTWR_BLUE_Msk
 
#define LTDC_LxCLUTWR_GREEN_Msk   (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos)
 
#define LTDC_LxCLUTWR_GREEN   LTDC_LxCLUTWR_GREEN_Msk
 
#define LTDC_LxCLUTWR_RED_Msk   (0xFFUL << LTDC_LxCLUTWR_RED_Pos)
 
#define LTDC_LxCLUTWR_RED   LTDC_LxCLUTWR_RED_Msk
 
#define LTDC_LxCLUTWR_CLUTADD_Msk   (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos)
 
#define LTDC_LxCLUTWR_CLUTADD   LTDC_LxCLUTWR_CLUTADD_Msk
 
#define PWR_CR1_LPDS_Msk   (0x1UL << PWR_CR1_LPDS_Pos)
 
#define PWR_CR1_LPDS   PWR_CR1_LPDS_Msk
 
#define PWR_CR1_PDDS_Msk   (0x1UL << PWR_CR1_PDDS_Pos)
 
#define PWR_CR1_PDDS   PWR_CR1_PDDS_Msk
 
#define PWR_CR1_CSBF_Msk   (0x1UL << PWR_CR1_CSBF_Pos)
 
#define PWR_CR1_CSBF   PWR_CR1_CSBF_Msk
 
#define PWR_CR1_PVDE_Msk   (0x1UL << PWR_CR1_PVDE_Pos)
 
#define PWR_CR1_PVDE   PWR_CR1_PVDE_Msk
 
#define PWR_CR1_PLS_Msk   (0x7UL << PWR_CR1_PLS_Pos)
 
#define PWR_CR1_PLS   PWR_CR1_PLS_Msk
 
#define PWR_CR1_PLS_0   (0x1UL << PWR_CR1_PLS_Pos)
 
#define PWR_CR1_PLS_1   (0x2UL << PWR_CR1_PLS_Pos)
 
#define PWR_CR1_PLS_2   (0x4UL << PWR_CR1_PLS_Pos)
 
#define PWR_CR1_PLS_LEV0   0x00000000U
 
#define PWR_CR1_PLS_LEV1_Msk   (0x1UL << PWR_CR1_PLS_LEV1_Pos)
 
#define PWR_CR1_PLS_LEV1   PWR_CR1_PLS_LEV1_Msk
 
#define PWR_CR1_PLS_LEV2_Msk   (0x1UL << PWR_CR1_PLS_LEV2_Pos)
 
#define PWR_CR1_PLS_LEV2   PWR_CR1_PLS_LEV2_Msk
 
#define PWR_CR1_PLS_LEV3_Msk   (0x3UL << PWR_CR1_PLS_LEV3_Pos)
 
#define PWR_CR1_PLS_LEV3   PWR_CR1_PLS_LEV3_Msk
 
#define PWR_CR1_PLS_LEV4_Msk   (0x1UL << PWR_CR1_PLS_LEV4_Pos)
 
#define PWR_CR1_PLS_LEV4   PWR_CR1_PLS_LEV4_Msk
 
#define PWR_CR1_PLS_LEV5_Msk   (0x5UL << PWR_CR1_PLS_LEV5_Pos)
 
#define PWR_CR1_PLS_LEV5   PWR_CR1_PLS_LEV5_Msk
 
#define PWR_CR1_PLS_LEV6_Msk   (0x3UL << PWR_CR1_PLS_LEV6_Pos)
 
#define PWR_CR1_PLS_LEV6   PWR_CR1_PLS_LEV6_Msk
 
#define PWR_CR1_PLS_LEV7_Msk   (0x7UL << PWR_CR1_PLS_LEV7_Pos)
 
#define PWR_CR1_PLS_LEV7   PWR_CR1_PLS_LEV7_Msk
 
#define PWR_CR1_DBP_Msk   (0x1UL << PWR_CR1_DBP_Pos)
 
#define PWR_CR1_DBP   PWR_CR1_DBP_Msk
 
#define PWR_CR1_FPDS_Msk   (0x1UL << PWR_CR1_FPDS_Pos)
 
#define PWR_CR1_FPDS   PWR_CR1_FPDS_Msk
 
#define PWR_CR1_LPUDS_Msk   (0x1UL << PWR_CR1_LPUDS_Pos)
 
#define PWR_CR1_LPUDS   PWR_CR1_LPUDS_Msk
 
#define PWR_CR1_MRUDS_Msk   (0x1UL << PWR_CR1_MRUDS_Pos)
 
#define PWR_CR1_MRUDS   PWR_CR1_MRUDS_Msk
 
#define PWR_CR1_ADCDC1_Msk   (0x1UL << PWR_CR1_ADCDC1_Pos)
 
#define PWR_CR1_ADCDC1   PWR_CR1_ADCDC1_Msk
 
#define PWR_CR1_VOS_Msk   (0x3UL << PWR_CR1_VOS_Pos)
 
#define PWR_CR1_VOS   PWR_CR1_VOS_Msk
 
#define PWR_CR1_VOS_0   (0x1UL << PWR_CR1_VOS_Pos)
 
#define PWR_CR1_VOS_1   (0x2UL << PWR_CR1_VOS_Pos)
 
#define PWR_CR1_ODEN_Msk   (0x1UL << PWR_CR1_ODEN_Pos)
 
#define PWR_CR1_ODEN   PWR_CR1_ODEN_Msk
 
#define PWR_CR1_ODSWEN_Msk   (0x1UL << PWR_CR1_ODSWEN_Pos)
 
#define PWR_CR1_ODSWEN   PWR_CR1_ODSWEN_Msk
 
#define PWR_CR1_UDEN_Msk   (0x3UL << PWR_CR1_UDEN_Pos)
 
#define PWR_CR1_UDEN   PWR_CR1_UDEN_Msk
 
#define PWR_CR1_UDEN_0   (0x1UL << PWR_CR1_UDEN_Pos)
 
#define PWR_CR1_UDEN_1   (0x2UL << PWR_CR1_UDEN_Pos)
 
#define PWR_CSR1_WUIF_Msk   (0x1UL << PWR_CSR1_WUIF_Pos)
 
#define PWR_CSR1_WUIF   PWR_CSR1_WUIF_Msk
 
#define PWR_CSR1_SBF_Msk   (0x1UL << PWR_CSR1_SBF_Pos)
 
#define PWR_CSR1_SBF   PWR_CSR1_SBF_Msk
 
#define PWR_CSR1_PVDO_Msk   (0x1UL << PWR_CSR1_PVDO_Pos)
 
#define PWR_CSR1_PVDO   PWR_CSR1_PVDO_Msk
 
#define PWR_CSR1_BRR_Msk   (0x1UL << PWR_CSR1_BRR_Pos)
 
#define PWR_CSR1_BRR   PWR_CSR1_BRR_Msk
 
#define PWR_CSR1_EIWUP_Msk   (0x1UL << PWR_CSR1_EIWUP_Pos)
 
#define PWR_CSR1_EIWUP   PWR_CSR1_EIWUP_Msk
 
#define PWR_CSR1_BRE_Msk   (0x1UL << PWR_CSR1_BRE_Pos)
 
#define PWR_CSR1_BRE   PWR_CSR1_BRE_Msk
 
#define PWR_CSR1_VOSRDY_Msk   (0x1UL << PWR_CSR1_VOSRDY_Pos)
 
#define PWR_CSR1_VOSRDY   PWR_CSR1_VOSRDY_Msk
 
#define PWR_CSR1_ODRDY_Msk   (0x1UL << PWR_CSR1_ODRDY_Pos)
 
#define PWR_CSR1_ODRDY   PWR_CSR1_ODRDY_Msk
 
#define PWR_CSR1_ODSWRDY_Msk   (0x1UL << PWR_CSR1_ODSWRDY_Pos)
 
#define PWR_CSR1_ODSWRDY   PWR_CSR1_ODSWRDY_Msk
 
#define PWR_CSR1_UDRDY_Msk   (0x3UL << PWR_CSR1_UDRDY_Pos)
 
#define PWR_CSR1_UDRDY   PWR_CSR1_UDRDY_Msk
 
#define PWR_CR2_CWUPF1_Msk   (0x1UL << PWR_CR2_CWUPF1_Pos)
 
#define PWR_CR2_CWUPF1   PWR_CR2_CWUPF1_Msk
 
#define PWR_CR2_CWUPF2_Msk   (0x1UL << PWR_CR2_CWUPF2_Pos)
 
#define PWR_CR2_CWUPF2   PWR_CR2_CWUPF2_Msk
 
#define PWR_CR2_CWUPF3_Msk   (0x1UL << PWR_CR2_CWUPF3_Pos)
 
#define PWR_CR2_CWUPF3   PWR_CR2_CWUPF3_Msk
 
#define PWR_CR2_CWUPF4_Msk   (0x1UL << PWR_CR2_CWUPF4_Pos)
 
#define PWR_CR2_CWUPF4   PWR_CR2_CWUPF4_Msk
 
#define PWR_CR2_CWUPF5_Msk   (0x1UL << PWR_CR2_CWUPF5_Pos)
 
#define PWR_CR2_CWUPF5   PWR_CR2_CWUPF5_Msk
 
#define PWR_CR2_CWUPF6_Msk   (0x1UL << PWR_CR2_CWUPF6_Pos)
 
#define PWR_CR2_CWUPF6   PWR_CR2_CWUPF6_Msk
 
#define PWR_CR2_WUPP1_Msk   (0x1UL << PWR_CR2_WUPP1_Pos)
 
#define PWR_CR2_WUPP1   PWR_CR2_WUPP1_Msk
 
#define PWR_CR2_WUPP2_Msk   (0x1UL << PWR_CR2_WUPP2_Pos)
 
#define PWR_CR2_WUPP2   PWR_CR2_WUPP2_Msk
 
#define PWR_CR2_WUPP3_Msk   (0x1UL << PWR_CR2_WUPP3_Pos)
 
#define PWR_CR2_WUPP3   PWR_CR2_WUPP3_Msk
 
#define PWR_CR2_WUPP4_Msk   (0x1UL << PWR_CR2_WUPP4_Pos)
 
#define PWR_CR2_WUPP4   PWR_CR2_WUPP4_Msk
 
#define PWR_CR2_WUPP5_Msk   (0x1UL << PWR_CR2_WUPP5_Pos)
 
#define PWR_CR2_WUPP5   PWR_CR2_WUPP5_Msk
 
#define PWR_CR2_WUPP6_Msk   (0x1UL << PWR_CR2_WUPP6_Pos)
 
#define PWR_CR2_WUPP6   PWR_CR2_WUPP6_Msk
 
#define PWR_CSR2_WUPF1_Msk   (0x1UL << PWR_CSR2_WUPF1_Pos)
 
#define PWR_CSR2_WUPF1   PWR_CSR2_WUPF1_Msk
 
#define PWR_CSR2_WUPF2_Msk   (0x1UL << PWR_CSR2_WUPF2_Pos)
 
#define PWR_CSR2_WUPF2   PWR_CSR2_WUPF2_Msk
 
#define PWR_CSR2_WUPF3_Msk   (0x1UL << PWR_CSR2_WUPF3_Pos)
 
#define PWR_CSR2_WUPF3   PWR_CSR2_WUPF3_Msk
 
#define PWR_CSR2_WUPF4_Msk   (0x1UL << PWR_CSR2_WUPF4_Pos)
 
#define PWR_CSR2_WUPF4   PWR_CSR2_WUPF4_Msk
 
#define PWR_CSR2_WUPF5_Msk   (0x1UL << PWR_CSR2_WUPF5_Pos)
 
#define PWR_CSR2_WUPF5   PWR_CSR2_WUPF5_Msk
 
#define PWR_CSR2_WUPF6_Msk   (0x1UL << PWR_CSR2_WUPF6_Pos)
 
#define PWR_CSR2_WUPF6   PWR_CSR2_WUPF6_Msk
 
#define PWR_CSR2_EWUP1_Msk   (0x1UL << PWR_CSR2_EWUP1_Pos)
 
#define PWR_CSR2_EWUP1   PWR_CSR2_EWUP1_Msk
 
#define PWR_CSR2_EWUP2_Msk   (0x1UL << PWR_CSR2_EWUP2_Pos)
 
#define PWR_CSR2_EWUP2   PWR_CSR2_EWUP2_Msk
 
#define PWR_CSR2_EWUP3_Msk   (0x1UL << PWR_CSR2_EWUP3_Pos)
 
#define PWR_CSR2_EWUP3   PWR_CSR2_EWUP3_Msk
 
#define PWR_CSR2_EWUP4_Msk   (0x1UL << PWR_CSR2_EWUP4_Pos)
 
#define PWR_CSR2_EWUP4   PWR_CSR2_EWUP4_Msk
 
#define PWR_CSR2_EWUP5_Msk   (0x1UL << PWR_CSR2_EWUP5_Pos)
 
#define PWR_CSR2_EWUP5   PWR_CSR2_EWUP5_Msk
 
#define PWR_CSR2_EWUP6_Msk   (0x1UL << PWR_CSR2_EWUP6_Pos)
 
#define PWR_CSR2_EWUP6   PWR_CSR2_EWUP6_Msk
 
#define QUADSPI_CR_EN_Msk   (0x1UL << QUADSPI_CR_EN_Pos)
 
#define QUADSPI_CR_EN   QUADSPI_CR_EN_Msk
 
#define QUADSPI_CR_ABORT_Msk   (0x1UL << QUADSPI_CR_ABORT_Pos)
 
#define QUADSPI_CR_ABORT   QUADSPI_CR_ABORT_Msk
 
#define QUADSPI_CR_DMAEN_Msk   (0x1UL << QUADSPI_CR_DMAEN_Pos)
 
#define QUADSPI_CR_DMAEN   QUADSPI_CR_DMAEN_Msk
 
#define QUADSPI_CR_TCEN_Msk   (0x1UL << QUADSPI_CR_TCEN_Pos)
 
#define QUADSPI_CR_TCEN   QUADSPI_CR_TCEN_Msk
 
#define QUADSPI_CR_SSHIFT_Msk   (0x1UL << QUADSPI_CR_SSHIFT_Pos)
 
#define QUADSPI_CR_SSHIFT   QUADSPI_CR_SSHIFT_Msk
 
#define QUADSPI_CR_DFM_Msk   (0x1UL << QUADSPI_CR_DFM_Pos)
 
#define QUADSPI_CR_DFM   QUADSPI_CR_DFM_Msk
 
#define QUADSPI_CR_FSEL_Msk   (0x1UL << QUADSPI_CR_FSEL_Pos)
 
#define QUADSPI_CR_FSEL   QUADSPI_CR_FSEL_Msk
 
#define QUADSPI_CR_FTHRES_Msk   (0x1FUL << QUADSPI_CR_FTHRES_Pos)
 
#define QUADSPI_CR_FTHRES   QUADSPI_CR_FTHRES_Msk
 
#define QUADSPI_CR_FTHRES_0   (0x01UL << QUADSPI_CR_FTHRES_Pos)
 
#define QUADSPI_CR_FTHRES_1   (0x02UL << QUADSPI_CR_FTHRES_Pos)
 
#define QUADSPI_CR_FTHRES_2   (0x04UL << QUADSPI_CR_FTHRES_Pos)
 
#define QUADSPI_CR_FTHRES_3   (0x08UL << QUADSPI_CR_FTHRES_Pos)
 
#define QUADSPI_CR_FTHRES_4   (0x10UL << QUADSPI_CR_FTHRES_Pos)
 
#define QUADSPI_CR_TEIE_Msk   (0x1UL << QUADSPI_CR_TEIE_Pos)
 
#define QUADSPI_CR_TEIE   QUADSPI_CR_TEIE_Msk
 
#define QUADSPI_CR_TCIE_Msk   (0x1UL << QUADSPI_CR_TCIE_Pos)
 
#define QUADSPI_CR_TCIE   QUADSPI_CR_TCIE_Msk
 
#define QUADSPI_CR_FTIE_Msk   (0x1UL << QUADSPI_CR_FTIE_Pos)
 
#define QUADSPI_CR_FTIE   QUADSPI_CR_FTIE_Msk
 
#define QUADSPI_CR_SMIE_Msk   (0x1UL << QUADSPI_CR_SMIE_Pos)
 
#define QUADSPI_CR_SMIE   QUADSPI_CR_SMIE_Msk
 
#define QUADSPI_CR_TOIE_Msk   (0x1UL << QUADSPI_CR_TOIE_Pos)
 
#define QUADSPI_CR_TOIE   QUADSPI_CR_TOIE_Msk
 
#define QUADSPI_CR_APMS_Msk   (0x1UL << QUADSPI_CR_APMS_Pos)
 
#define QUADSPI_CR_APMS   QUADSPI_CR_APMS_Msk
 
#define QUADSPI_CR_PMM_Msk   (0x1UL << QUADSPI_CR_PMM_Pos)
 
#define QUADSPI_CR_PMM   QUADSPI_CR_PMM_Msk
 
#define QUADSPI_CR_PRESCALER_Msk   (0xFFUL << QUADSPI_CR_PRESCALER_Pos)
 
#define QUADSPI_CR_PRESCALER   QUADSPI_CR_PRESCALER_Msk
 
#define QUADSPI_CR_PRESCALER_0   (0x01UL << QUADSPI_CR_PRESCALER_Pos)
 
#define QUADSPI_CR_PRESCALER_1   (0x02UL << QUADSPI_CR_PRESCALER_Pos)
 
#define QUADSPI_CR_PRESCALER_2   (0x04UL << QUADSPI_CR_PRESCALER_Pos)
 
#define QUADSPI_CR_PRESCALER_3   (0x08UL << QUADSPI_CR_PRESCALER_Pos)
 
#define QUADSPI_CR_PRESCALER_4   (0x10UL << QUADSPI_CR_PRESCALER_Pos)
 
#define QUADSPI_CR_PRESCALER_5   (0x20UL << QUADSPI_CR_PRESCALER_Pos)
 
#define QUADSPI_CR_PRESCALER_6   (0x40UL << QUADSPI_CR_PRESCALER_Pos)
 
#define QUADSPI_CR_PRESCALER_7   (0x80UL << QUADSPI_CR_PRESCALER_Pos)
 
#define QUADSPI_DCR_CKMODE_Msk   (0x1UL << QUADSPI_DCR_CKMODE_Pos)
 
#define QUADSPI_DCR_CKMODE   QUADSPI_DCR_CKMODE_Msk
 
#define QUADSPI_DCR_CSHT_Msk   (0x7UL << QUADSPI_DCR_CSHT_Pos)
 
#define QUADSPI_DCR_CSHT   QUADSPI_DCR_CSHT_Msk
 
#define QUADSPI_DCR_CSHT_0   (0x1UL << QUADSPI_DCR_CSHT_Pos)
 
#define QUADSPI_DCR_CSHT_1   (0x2UL << QUADSPI_DCR_CSHT_Pos)
 
#define QUADSPI_DCR_CSHT_2   (0x4UL << QUADSPI_DCR_CSHT_Pos)
 
#define QUADSPI_DCR_FSIZE_Msk   (0x1FUL << QUADSPI_DCR_FSIZE_Pos)
 
#define QUADSPI_DCR_FSIZE   QUADSPI_DCR_FSIZE_Msk
 
#define QUADSPI_DCR_FSIZE_0   (0x01UL << QUADSPI_DCR_FSIZE_Pos)
 
#define QUADSPI_DCR_FSIZE_1   (0x02UL << QUADSPI_DCR_FSIZE_Pos)
 
#define QUADSPI_DCR_FSIZE_2   (0x04UL << QUADSPI_DCR_FSIZE_Pos)
 
#define QUADSPI_DCR_FSIZE_3   (0x08UL << QUADSPI_DCR_FSIZE_Pos)
 
#define QUADSPI_DCR_FSIZE_4   (0x10UL << QUADSPI_DCR_FSIZE_Pos)
 
#define QUADSPI_SR_TEF_Msk   (0x1UL << QUADSPI_SR_TEF_Pos)
 
#define QUADSPI_SR_TEF   QUADSPI_SR_TEF_Msk
 
#define QUADSPI_SR_TCF_Msk   (0x1UL << QUADSPI_SR_TCF_Pos)
 
#define QUADSPI_SR_TCF   QUADSPI_SR_TCF_Msk
 
#define QUADSPI_SR_FTF_Msk   (0x1UL << QUADSPI_SR_FTF_Pos)
 
#define QUADSPI_SR_FTF   QUADSPI_SR_FTF_Msk
 
#define QUADSPI_SR_SMF_Msk   (0x1UL << QUADSPI_SR_SMF_Pos)
 
#define QUADSPI_SR_SMF   QUADSPI_SR_SMF_Msk
 
#define QUADSPI_SR_TOF_Msk   (0x1UL << QUADSPI_SR_TOF_Pos)
 
#define QUADSPI_SR_TOF   QUADSPI_SR_TOF_Msk
 
#define QUADSPI_SR_BUSY_Msk   (0x1UL << QUADSPI_SR_BUSY_Pos)
 
#define QUADSPI_SR_BUSY   QUADSPI_SR_BUSY_Msk
 
#define QUADSPI_SR_FLEVEL_Msk   (0x3FUL << QUADSPI_SR_FLEVEL_Pos)
 
#define QUADSPI_SR_FLEVEL   QUADSPI_SR_FLEVEL_Msk
 
#define QUADSPI_SR_FLEVEL_0   (0x01UL << QUADSPI_SR_FLEVEL_Pos)
 
#define QUADSPI_SR_FLEVEL_1   (0x02UL << QUADSPI_SR_FLEVEL_Pos)
 
#define QUADSPI_SR_FLEVEL_2   (0x04UL << QUADSPI_SR_FLEVEL_Pos)
 
#define QUADSPI_SR_FLEVEL_3   (0x08UL << QUADSPI_SR_FLEVEL_Pos)
 
#define QUADSPI_SR_FLEVEL_4   (0x10UL << QUADSPI_SR_FLEVEL_Pos)
 
#define QUADSPI_SR_FLEVEL_5   (0x20UL << QUADSPI_SR_FLEVEL_Pos)
 
#define QUADSPI_FCR_CTEF_Msk   (0x1UL << QUADSPI_FCR_CTEF_Pos)
 
#define QUADSPI_FCR_CTEF   QUADSPI_FCR_CTEF_Msk
 
#define QUADSPI_FCR_CTCF_Msk   (0x1UL << QUADSPI_FCR_CTCF_Pos)
 
#define QUADSPI_FCR_CTCF   QUADSPI_FCR_CTCF_Msk
 
#define QUADSPI_FCR_CSMF_Msk   (0x1UL << QUADSPI_FCR_CSMF_Pos)
 
#define QUADSPI_FCR_CSMF   QUADSPI_FCR_CSMF_Msk
 
#define QUADSPI_FCR_CTOF_Msk   (0x1UL << QUADSPI_FCR_CTOF_Pos)
 
#define QUADSPI_FCR_CTOF   QUADSPI_FCR_CTOF_Msk
 
#define QUADSPI_DLR_DL_Msk   (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)
 
#define QUADSPI_DLR_DL   QUADSPI_DLR_DL_Msk
 
#define QUADSPI_CCR_INSTRUCTION_Msk   (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)
 
#define QUADSPI_CCR_INSTRUCTION   QUADSPI_CCR_INSTRUCTION_Msk
 
#define QUADSPI_CCR_INSTRUCTION_0   (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos)
 
#define QUADSPI_CCR_INSTRUCTION_1   (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos)
 
#define QUADSPI_CCR_INSTRUCTION_2   (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos)
 
#define QUADSPI_CCR_INSTRUCTION_3   (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos)
 
#define QUADSPI_CCR_INSTRUCTION_4   (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos)
 
#define QUADSPI_CCR_INSTRUCTION_5   (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos)
 
#define QUADSPI_CCR_INSTRUCTION_6   (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos)
 
#define QUADSPI_CCR_INSTRUCTION_7   (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos)
 
#define QUADSPI_CCR_IMODE_Msk   (0x3UL << QUADSPI_CCR_IMODE_Pos)
 
#define QUADSPI_CCR_IMODE   QUADSPI_CCR_IMODE_Msk
 
#define QUADSPI_CCR_IMODE_0   (0x1UL << QUADSPI_CCR_IMODE_Pos)
 
#define QUADSPI_CCR_IMODE_1   (0x2UL << QUADSPI_CCR_IMODE_Pos)
 
#define QUADSPI_CCR_ADMODE_Msk   (0x3UL << QUADSPI_CCR_ADMODE_Pos)
 
#define QUADSPI_CCR_ADMODE   QUADSPI_CCR_ADMODE_Msk
 
#define QUADSPI_CCR_ADMODE_0   (0x1UL << QUADSPI_CCR_ADMODE_Pos)
 
#define QUADSPI_CCR_ADMODE_1   (0x2UL << QUADSPI_CCR_ADMODE_Pos)
 
#define QUADSPI_CCR_ADSIZE_Msk   (0x3UL << QUADSPI_CCR_ADSIZE_Pos)
 
#define QUADSPI_CCR_ADSIZE   QUADSPI_CCR_ADSIZE_Msk
 
#define QUADSPI_CCR_ADSIZE_0   (0x1UL << QUADSPI_CCR_ADSIZE_Pos)
 
#define QUADSPI_CCR_ADSIZE_1   (0x2UL << QUADSPI_CCR_ADSIZE_Pos)
 
#define QUADSPI_CCR_ABMODE_Msk   (0x3UL << QUADSPI_CCR_ABMODE_Pos)
 
#define QUADSPI_CCR_ABMODE   QUADSPI_CCR_ABMODE_Msk
 
#define QUADSPI_CCR_ABMODE_0   (0x1UL << QUADSPI_CCR_ABMODE_Pos)
 
#define QUADSPI_CCR_ABMODE_1   (0x2UL << QUADSPI_CCR_ABMODE_Pos)
 
#define QUADSPI_CCR_ABSIZE_Msk   (0x3UL << QUADSPI_CCR_ABSIZE_Pos)
 
#define QUADSPI_CCR_ABSIZE   QUADSPI_CCR_ABSIZE_Msk
 
#define QUADSPI_CCR_ABSIZE_0   (0x1UL << QUADSPI_CCR_ABSIZE_Pos)
 
#define QUADSPI_CCR_ABSIZE_1   (0x2UL << QUADSPI_CCR_ABSIZE_Pos)
 
#define QUADSPI_CCR_DCYC_Msk   (0x1FUL << QUADSPI_CCR_DCYC_Pos)
 
#define QUADSPI_CCR_DCYC   QUADSPI_CCR_DCYC_Msk
 
#define QUADSPI_CCR_DCYC_0   (0x01UL << QUADSPI_CCR_DCYC_Pos)
 
#define QUADSPI_CCR_DCYC_1   (0x02UL << QUADSPI_CCR_DCYC_Pos)
 
#define QUADSPI_CCR_DCYC_2   (0x04UL << QUADSPI_CCR_DCYC_Pos)
 
#define QUADSPI_CCR_DCYC_3   (0x08UL << QUADSPI_CCR_DCYC_Pos)
 
#define QUADSPI_CCR_DCYC_4   (0x10UL << QUADSPI_CCR_DCYC_Pos)
 
#define QUADSPI_CCR_DMODE_Msk   (0x3UL << QUADSPI_CCR_DMODE_Pos)
 
#define QUADSPI_CCR_DMODE   QUADSPI_CCR_DMODE_Msk
 
#define QUADSPI_CCR_DMODE_0   (0x1UL << QUADSPI_CCR_DMODE_Pos)
 
#define QUADSPI_CCR_DMODE_1   (0x2UL << QUADSPI_CCR_DMODE_Pos)
 
#define QUADSPI_CCR_FMODE_Msk   (0x3UL << QUADSPI_CCR_FMODE_Pos)
 
#define QUADSPI_CCR_FMODE   QUADSPI_CCR_FMODE_Msk
 
#define QUADSPI_CCR_FMODE_0   (0x1UL << QUADSPI_CCR_FMODE_Pos)
 
#define QUADSPI_CCR_FMODE_1   (0x2UL << QUADSPI_CCR_FMODE_Pos)
 
#define QUADSPI_CCR_SIOO_Msk   (0x1UL << QUADSPI_CCR_SIOO_Pos)
 
#define QUADSPI_CCR_SIOO   QUADSPI_CCR_SIOO_Msk
 
#define QUADSPI_CCR_DHHC_Msk   (0x1UL << QUADSPI_CCR_DHHC_Pos)
 
#define QUADSPI_CCR_DHHC   QUADSPI_CCR_DHHC_Msk
 
#define QUADSPI_CCR_DDRM_Msk   (0x1UL << QUADSPI_CCR_DDRM_Pos)
 
#define QUADSPI_CCR_DDRM   QUADSPI_CCR_DDRM_Msk
 
#define QUADSPI_AR_ADDRESS_Msk   (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)
 
#define QUADSPI_AR_ADDRESS   QUADSPI_AR_ADDRESS_Msk
 
#define QUADSPI_ABR_ALTERNATE_Msk   (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)
 
#define QUADSPI_ABR_ALTERNATE   QUADSPI_ABR_ALTERNATE_Msk
 
#define QUADSPI_DR_DATA_Msk   (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)
 
#define QUADSPI_DR_DATA   QUADSPI_DR_DATA_Msk
 
#define QUADSPI_PSMKR_MASK_Msk   (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)
 
#define QUADSPI_PSMKR_MASK   QUADSPI_PSMKR_MASK_Msk
 
#define QUADSPI_PSMAR_MATCH_Msk   (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)
 
#define QUADSPI_PSMAR_MATCH   QUADSPI_PSMAR_MATCH_Msk
 
#define QUADSPI_PIR_INTERVAL_Msk   (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)
 
#define QUADSPI_PIR_INTERVAL   QUADSPI_PIR_INTERVAL_Msk
 
#define QUADSPI_LPTR_TIMEOUT_Msk   (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)
 
#define QUADSPI_LPTR_TIMEOUT   QUADSPI_LPTR_TIMEOUT_Msk
 
#define RCC_CR_HSION_Msk   (0x1UL << RCC_CR_HSION_Pos)
 
#define RCC_CR_HSIRDY_Msk   (0x1UL << RCC_CR_HSIRDY_Pos)
 
#define RCC_CR_HSITRIM_Msk   (0x1FUL << RCC_CR_HSITRIM_Pos)
 
#define RCC_CR_HSITRIM_0   (0x01UL << RCC_CR_HSITRIM_Pos)
 
#define RCC_CR_HSITRIM_1   (0x02UL << RCC_CR_HSITRIM_Pos)
 
#define RCC_CR_HSITRIM_2   (0x04UL << RCC_CR_HSITRIM_Pos)
 
#define RCC_CR_HSITRIM_3   (0x08UL << RCC_CR_HSITRIM_Pos)
 
#define RCC_CR_HSITRIM_4   (0x10UL << RCC_CR_HSITRIM_Pos)
 
#define RCC_CR_HSICAL_Msk   (0xFFUL << RCC_CR_HSICAL_Pos)
 
#define RCC_CR_HSICAL_0   (0x01UL << RCC_CR_HSICAL_Pos)
 
#define RCC_CR_HSICAL_1   (0x02UL << RCC_CR_HSICAL_Pos)
 
#define RCC_CR_HSICAL_2   (0x04UL << RCC_CR_HSICAL_Pos)
 
#define RCC_CR_HSICAL_3   (0x08UL << RCC_CR_HSICAL_Pos)
 
#define RCC_CR_HSICAL_4   (0x10UL << RCC_CR_HSICAL_Pos)
 
#define RCC_CR_HSICAL_5   (0x20UL << RCC_CR_HSICAL_Pos)
 
#define RCC_CR_HSICAL_6   (0x40UL << RCC_CR_HSICAL_Pos)
 
#define RCC_CR_HSICAL_7   (0x80UL << RCC_CR_HSICAL_Pos)
 
#define RCC_CR_HSEON_Msk   (0x1UL << RCC_CR_HSEON_Pos)
 
#define RCC_CR_HSERDY_Msk   (0x1UL << RCC_CR_HSERDY_Pos)
 
#define RCC_CR_HSEBYP_Msk   (0x1UL << RCC_CR_HSEBYP_Pos)
 
#define RCC_CR_CSSON_Msk   (0x1UL << RCC_CR_CSSON_Pos)
 
#define RCC_CR_PLLON_Msk   (0x1UL << RCC_CR_PLLON_Pos)
 
#define RCC_CR_PLLRDY_Msk   (0x1UL << RCC_CR_PLLRDY_Pos)
 
#define RCC_CR_PLLI2SON_Msk   (0x1UL << RCC_CR_PLLI2SON_Pos)
 
#define RCC_CR_PLLI2SRDY_Msk   (0x1UL << RCC_CR_PLLI2SRDY_Pos)
 
#define RCC_CR_PLLSAION_Msk   (0x1UL << RCC_CR_PLLSAION_Pos)
 
#define RCC_CR_PLLSAIRDY_Msk   (0x1UL << RCC_CR_PLLSAIRDY_Pos)
 
#define RCC_PLLCFGR_PLLM_Msk   (0x3FUL << RCC_PLLCFGR_PLLM_Pos)
 
#define RCC_PLLCFGR_PLLM_0   (0x01UL << RCC_PLLCFGR_PLLM_Pos)
 
#define RCC_PLLCFGR_PLLM_1   (0x02UL << RCC_PLLCFGR_PLLM_Pos)
 
#define RCC_PLLCFGR_PLLM_2   (0x04UL << RCC_PLLCFGR_PLLM_Pos)
 
#define RCC_PLLCFGR_PLLM_3   (0x08UL << RCC_PLLCFGR_PLLM_Pos)
 
#define RCC_PLLCFGR_PLLM_4   (0x10UL << RCC_PLLCFGR_PLLM_Pos)
 
#define RCC_PLLCFGR_PLLM_5   (0x20UL << RCC_PLLCFGR_PLLM_Pos)
 
#define RCC_PLLCFGR_PLLN_Msk   (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLN_0   (0x001UL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLN_1   (0x002UL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLN_2   (0x004UL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLN_3   (0x008UL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLN_4   (0x010UL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLN_5   (0x020UL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLN_6   (0x040UL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLN_7   (0x080UL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLN_8   (0x100UL << RCC_PLLCFGR_PLLN_Pos)
 
#define RCC_PLLCFGR_PLLP_Msk   (0x3UL << RCC_PLLCFGR_PLLP_Pos)
 
#define RCC_PLLCFGR_PLLP_0   (0x1UL << RCC_PLLCFGR_PLLP_Pos)
 
#define RCC_PLLCFGR_PLLP_1   (0x2UL << RCC_PLLCFGR_PLLP_Pos)
 
#define RCC_PLLCFGR_PLLSRC_Msk   (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)
 
#define RCC_PLLCFGR_PLLSRC_HSE_Msk   (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)
 
#define RCC_PLLCFGR_PLLQ_Msk   (0xFUL << RCC_PLLCFGR_PLLQ_Pos)
 
#define RCC_PLLCFGR_PLLQ_0   (0x1UL << RCC_PLLCFGR_PLLQ_Pos)
 
#define RCC_PLLCFGR_PLLQ_1   (0x2UL << RCC_PLLCFGR_PLLQ_Pos)
 
#define RCC_PLLCFGR_PLLQ_2   (0x4UL << RCC_PLLCFGR_PLLQ_Pos)
 
#define RCC_PLLCFGR_PLLQ_3   (0x8UL << RCC_PLLCFGR_PLLQ_Pos)
 
#define RCC_PLLCFGR_PLLR_Msk   (0x7UL << RCC_PLLCFGR_PLLR_Pos)
 
#define RCC_PLLCFGR_PLLR_0   (0x1UL << RCC_PLLCFGR_PLLR_Pos)
 
#define RCC_PLLCFGR_PLLR_1   (0x2UL << RCC_PLLCFGR_PLLR_Pos)
 
#define RCC_PLLCFGR_PLLR_2   (0x4UL << RCC_PLLCFGR_PLLR_Pos)
 
#define RCC_CFGR_SW_Pos   (0U)
 
#define RCC_CFGR_SW_Msk   (0x3UL << RCC_CFGR_SW_Pos)
 
#define RCC_CFGR_SW   RCC_CFGR_SW_Msk
 
#define RCC_CFGR_SW_0   (0x1UL << RCC_CFGR_SW_Pos)
 
#define RCC_CFGR_SW_1   (0x2UL << RCC_CFGR_SW_Pos)
 
#define RCC_CFGR_SW_HSI   0x00000000U
 
#define RCC_CFGR_SW_HSE   0x00000001U
 
#define RCC_CFGR_SW_PLL   0x00000002U
 
#define RCC_CFGR_SWS_Msk   (0x3UL << RCC_CFGR_SWS_Pos)
 
#define RCC_CFGR_SWS   RCC_CFGR_SWS_Msk
 
#define RCC_CFGR_SWS_0   (0x1UL << RCC_CFGR_SWS_Pos)
 
#define RCC_CFGR_SWS_1   (0x2UL << RCC_CFGR_SWS_Pos)
 
#define RCC_CFGR_SWS_HSI   0x00000000U
 
#define RCC_CFGR_SWS_HSE   0x00000004U
 
#define RCC_CFGR_SWS_PLL   0x00000008U
 
#define RCC_CFGR_HPRE_Msk   (0xFUL << RCC_CFGR_HPRE_Pos)
 
#define RCC_CFGR_HPRE   RCC_CFGR_HPRE_Msk
 
#define RCC_CFGR_HPRE_0   (0x1UL << RCC_CFGR_HPRE_Pos)
 
#define RCC_CFGR_HPRE_1   (0x2UL << RCC_CFGR_HPRE_Pos)
 
#define RCC_CFGR_HPRE_2   (0x4UL << RCC_CFGR_HPRE_Pos)
 
#define RCC_CFGR_HPRE_3   (0x8UL << RCC_CFGR_HPRE_Pos)
 
#define RCC_CFGR_HPRE_DIV1   0x00000000U
 
#define RCC_CFGR_HPRE_DIV2   0x00000080U
 
#define RCC_CFGR_HPRE_DIV4   0x00000090U
 
#define RCC_CFGR_HPRE_DIV8   0x000000A0U
 
#define RCC_CFGR_HPRE_DIV16   0x000000B0U
 
#define RCC_CFGR_HPRE_DIV64   0x000000C0U
 
#define RCC_CFGR_HPRE_DIV128   0x000000D0U
 
#define RCC_CFGR_HPRE_DIV256   0x000000E0U
 
#define RCC_CFGR_HPRE_DIV512   0x000000F0U
 
#define RCC_CFGR_PPRE1_Msk   (0x7UL << RCC_CFGR_PPRE1_Pos)
 
#define RCC_CFGR_PPRE1   RCC_CFGR_PPRE1_Msk
 
#define RCC_CFGR_PPRE1_0   (0x1UL << RCC_CFGR_PPRE1_Pos)
 
#define RCC_CFGR_PPRE1_1   (0x2UL << RCC_CFGR_PPRE1_Pos)
 
#define RCC_CFGR_PPRE1_2   (0x4UL << RCC_CFGR_PPRE1_Pos)
 
#define RCC_CFGR_PPRE1_DIV1   0x00000000U
 
#define RCC_CFGR_PPRE1_DIV2   0x00001000U
 
#define RCC_CFGR_PPRE1_DIV4   0x00001400U
 
#define RCC_CFGR_PPRE1_DIV8   0x00001800U
 
#define RCC_CFGR_PPRE1_DIV16   0x00001C00U
 
#define RCC_CFGR_PPRE2_Msk   (0x7UL << RCC_CFGR_PPRE2_Pos)
 
#define RCC_CFGR_PPRE2   RCC_CFGR_PPRE2_Msk
 
#define RCC_CFGR_PPRE2_0   (0x1UL << RCC_CFGR_PPRE2_Pos)
 
#define RCC_CFGR_PPRE2_1   (0x2UL << RCC_CFGR_PPRE2_Pos)
 
#define RCC_CFGR_PPRE2_2   (0x4UL << RCC_CFGR_PPRE2_Pos)
 
#define RCC_CFGR_PPRE2_DIV1   0x00000000U
 
#define RCC_CFGR_PPRE2_DIV2   0x00008000U
 
#define RCC_CFGR_PPRE2_DIV4   0x0000A000U
 
#define RCC_CFGR_PPRE2_DIV8   0x0000C000U
 
#define RCC_CFGR_PPRE2_DIV16   0x0000E000U
 
#define RCC_CFGR_RTCPRE_Msk   (0x1FUL << RCC_CFGR_RTCPRE_Pos)
 
#define RCC_CFGR_RTCPRE_0   (0x01UL << RCC_CFGR_RTCPRE_Pos)
 
#define RCC_CFGR_RTCPRE_1   (0x02UL << RCC_CFGR_RTCPRE_Pos)
 
#define RCC_CFGR_RTCPRE_2   (0x04UL << RCC_CFGR_RTCPRE_Pos)
 
#define RCC_CFGR_RTCPRE_3   (0x08UL << RCC_CFGR_RTCPRE_Pos)
 
#define RCC_CFGR_RTCPRE_4   (0x10UL << RCC_CFGR_RTCPRE_Pos)
 
#define RCC_CFGR_MCO1_Msk   (0x3UL << RCC_CFGR_MCO1_Pos)
 
#define RCC_CFGR_MCO1_0   (0x1UL << RCC_CFGR_MCO1_Pos)
 
#define RCC_CFGR_MCO1_1   (0x2UL << RCC_CFGR_MCO1_Pos)
 
#define RCC_CFGR_I2SSRC_Msk   (0x1UL << RCC_CFGR_I2SSRC_Pos)
 
#define RCC_CFGR_MCO1PRE_Msk   (0x7UL << RCC_CFGR_MCO1PRE_Pos)
 
#define RCC_CFGR_MCO1PRE_0   (0x1UL << RCC_CFGR_MCO1PRE_Pos)
 
#define RCC_CFGR_MCO1PRE_1   (0x2UL << RCC_CFGR_MCO1PRE_Pos)
 
#define RCC_CFGR_MCO1PRE_2   (0x4UL << RCC_CFGR_MCO1PRE_Pos)
 
#define RCC_CFGR_MCO2PRE_Msk   (0x7UL << RCC_CFGR_MCO2PRE_Pos)
 
#define RCC_CFGR_MCO2PRE_0   (0x1UL << RCC_CFGR_MCO2PRE_Pos)
 
#define RCC_CFGR_MCO2PRE_1   (0x2UL << RCC_CFGR_MCO2PRE_Pos)
 
#define RCC_CFGR_MCO2PRE_2   (0x4UL << RCC_CFGR_MCO2PRE_Pos)
 
#define RCC_CFGR_MCO2_Msk   (0x3UL << RCC_CFGR_MCO2_Pos)
 
#define RCC_CFGR_MCO2_0   (0x1UL << RCC_CFGR_MCO2_Pos)
 
#define RCC_CFGR_MCO2_1   (0x2UL << RCC_CFGR_MCO2_Pos)
 
#define RCC_CIR_LSIRDYF_Msk   (0x1UL << RCC_CIR_LSIRDYF_Pos)
 
#define RCC_CIR_LSERDYF_Msk   (0x1UL << RCC_CIR_LSERDYF_Pos)
 
#define RCC_CIR_HSIRDYF_Msk   (0x1UL << RCC_CIR_HSIRDYF_Pos)
 
#define RCC_CIR_HSERDYF_Msk   (0x1UL << RCC_CIR_HSERDYF_Pos)
 
#define RCC_CIR_PLLRDYF_Msk   (0x1UL << RCC_CIR_PLLRDYF_Pos)
 
#define RCC_CIR_PLLI2SRDYF_Msk   (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)
 
#define RCC_CIR_PLLSAIRDYF_Msk   (0x1UL << RCC_CIR_PLLSAIRDYF_Pos)
 
#define RCC_CIR_CSSF_Msk   (0x1UL << RCC_CIR_CSSF_Pos)
 
#define RCC_CIR_LSIRDYIE_Msk   (0x1UL << RCC_CIR_LSIRDYIE_Pos)
 
#define RCC_CIR_LSERDYIE_Msk   (0x1UL << RCC_CIR_LSERDYIE_Pos)
 
#define RCC_CIR_HSIRDYIE_Msk   (0x1UL << RCC_CIR_HSIRDYIE_Pos)
 
#define RCC_CIR_HSERDYIE_Msk   (0x1UL << RCC_CIR_HSERDYIE_Pos)
 
#define RCC_CIR_PLLRDYIE_Msk   (0x1UL << RCC_CIR_PLLRDYIE_Pos)
 
#define RCC_CIR_PLLI2SRDYIE_Msk   (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)
 
#define RCC_CIR_PLLSAIRDYIE_Msk   (0x1UL << RCC_CIR_PLLSAIRDYIE_Pos)
 
#define RCC_CIR_LSIRDYC_Msk   (0x1UL << RCC_CIR_LSIRDYC_Pos)
 
#define RCC_CIR_LSERDYC_Msk   (0x1UL << RCC_CIR_LSERDYC_Pos)
 
#define RCC_CIR_HSIRDYC_Msk   (0x1UL << RCC_CIR_HSIRDYC_Pos)
 
#define RCC_CIR_HSERDYC_Msk   (0x1UL << RCC_CIR_HSERDYC_Pos)
 
#define RCC_CIR_PLLRDYC_Msk   (0x1UL << RCC_CIR_PLLRDYC_Pos)
 
#define RCC_CIR_PLLI2SRDYC_Msk   (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)
 
#define RCC_CIR_PLLSAIRDYC_Msk   (0x1UL << RCC_CIR_PLLSAIRDYC_Pos)
 
#define RCC_CIR_CSSC_Msk   (0x1UL << RCC_CIR_CSSC_Pos)
 
#define RCC_AHB1RSTR_GPIOARST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)
 
#define RCC_AHB1RSTR_GPIOBRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)
 
#define RCC_AHB1RSTR_GPIOCRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)
 
#define RCC_AHB1RSTR_GPIODRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)
 
#define RCC_AHB1RSTR_GPIOERST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)
 
#define RCC_AHB1RSTR_GPIOFRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)
 
#define RCC_AHB1RSTR_GPIOGRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)
 
#define RCC_AHB1RSTR_GPIOHRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)
 
#define RCC_AHB1RSTR_GPIOIRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)
 
#define RCC_AHB1RSTR_GPIOJRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOJRST_Pos)
 
#define RCC_AHB1RSTR_GPIOKRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOKRST_Pos)
 
#define RCC_AHB1RSTR_CRCRST_Msk   (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)
 
#define RCC_AHB1RSTR_DMA1RST_Msk   (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)
 
#define RCC_AHB1RSTR_DMA2RST_Msk   (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)
 
#define RCC_AHB1RSTR_DMA2DRST_Msk   (0x1UL << RCC_AHB1RSTR_DMA2DRST_Pos)
 
#define RCC_AHB1RSTR_ETHMACRST_Msk   (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)
 
#define RCC_AHB1RSTR_OTGHRST_Msk   (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)
 
#define RCC_AHB2RSTR_DCMIRST_Msk   (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)
 
#define RCC_AHB2RSTR_JPEGRST_Msk   (0x1UL << RCC_AHB2RSTR_JPEGRST_Pos)
 
#define RCC_AHB2RSTR_RNGRST_Msk   (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)
 
#define RCC_AHB2RSTR_OTGFSRST_Msk   (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)
 
#define RCC_AHB3RSTR_FMCRST_Msk   (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)
 
#define RCC_AHB3RSTR_QSPIRST_Msk   (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)
 
#define RCC_APB1RSTR_TIM2RST_Msk   (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)
 
#define RCC_APB1RSTR_TIM3RST_Msk   (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)
 
#define RCC_APB1RSTR_TIM4RST_Msk   (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)
 
#define RCC_APB1RSTR_TIM5RST_Msk   (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)
 
#define RCC_APB1RSTR_TIM6RST_Msk   (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)
 
#define RCC_APB1RSTR_TIM7RST_Msk   (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)
 
#define RCC_APB1RSTR_TIM12RST_Msk   (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)
 
#define RCC_APB1RSTR_TIM13RST_Msk   (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)
 
#define RCC_APB1RSTR_TIM14RST_Msk   (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)
 
#define RCC_APB1RSTR_LPTIM1RST_Msk   (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos)
 
#define RCC_APB1RSTR_WWDGRST_Msk   (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)
 
#define RCC_APB1RSTR_CAN3RST_Msk   (0x1UL << RCC_APB1RSTR_CAN3RST_Pos)
 
#define RCC_APB1RSTR_SPI2RST_Msk   (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)
 
#define RCC_APB1RSTR_SPI3RST_Msk   (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)
 
#define RCC_APB1RSTR_SPDIFRXRST_Msk   (0x1UL << RCC_APB1RSTR_SPDIFRXRST_Pos)
 
#define RCC_APB1RSTR_USART2RST_Msk   (0x1UL << RCC_APB1RSTR_USART2RST_Pos)
 
#define RCC_APB1RSTR_USART3RST_Msk   (0x1UL << RCC_APB1RSTR_USART3RST_Pos)
 
#define RCC_APB1RSTR_UART4RST_Msk   (0x1UL << RCC_APB1RSTR_UART4RST_Pos)
 
#define RCC_APB1RSTR_UART5RST_Msk   (0x1UL << RCC_APB1RSTR_UART5RST_Pos)
 
#define RCC_APB1RSTR_I2C1RST_Msk   (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)
 
#define RCC_APB1RSTR_I2C2RST_Msk   (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)
 
#define RCC_APB1RSTR_I2C3RST_Msk   (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)
 
#define RCC_APB1RSTR_I2C4RST_Msk   (0x1UL << RCC_APB1RSTR_I2C4RST_Pos)
 
#define RCC_APB1RSTR_CAN1RST_Msk   (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)
 
#define RCC_APB1RSTR_CAN2RST_Msk   (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)
 
#define RCC_APB1RSTR_CECRST_Msk   (0x1UL << RCC_APB1RSTR_CECRST_Pos)
 
#define RCC_APB1RSTR_PWRRST_Msk   (0x1UL << RCC_APB1RSTR_PWRRST_Pos)
 
#define RCC_APB1RSTR_DACRST_Msk   (0x1UL << RCC_APB1RSTR_DACRST_Pos)
 
#define RCC_APB1RSTR_UART7RST_Msk   (0x1UL << RCC_APB1RSTR_UART7RST_Pos)
 
#define RCC_APB1RSTR_UART8RST_Msk   (0x1UL << RCC_APB1RSTR_UART8RST_Pos)
 
#define RCC_APB2RSTR_TIM1RST_Msk   (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)
 
#define RCC_APB2RSTR_TIM8RST_Msk   (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)
 
#define RCC_APB2RSTR_USART1RST_Msk   (0x1UL << RCC_APB2RSTR_USART1RST_Pos)
 
#define RCC_APB2RSTR_USART6RST_Msk   (0x1UL << RCC_APB2RSTR_USART6RST_Pos)
 
#define RCC_APB2RSTR_SDMMC2RST_Msk   (0x1UL << RCC_APB2RSTR_SDMMC2RST_Pos)
 
#define RCC_APB2RSTR_ADCRST_Msk   (0x1UL << RCC_APB2RSTR_ADCRST_Pos)
 
#define RCC_APB2RSTR_SDMMC1RST_Msk   (0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos)
 
#define RCC_APB2RSTR_SPI1RST_Msk   (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)
 
#define RCC_APB2RSTR_SPI4RST_Msk   (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)
 
#define RCC_APB2RSTR_SYSCFGRST_Msk   (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)
 
#define RCC_APB2RSTR_TIM9RST_Msk   (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)
 
#define RCC_APB2RSTR_TIM10RST_Msk   (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)
 
#define RCC_APB2RSTR_TIM11RST_Msk   (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)
 
#define RCC_APB2RSTR_SPI5RST_Msk   (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)
 
#define RCC_APB2RSTR_SPI6RST_Msk   (0x1UL << RCC_APB2RSTR_SPI6RST_Pos)
 
#define RCC_APB2RSTR_SAI1RST_Msk   (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)
 
#define RCC_APB2RSTR_SAI2RST_Msk   (0x1UL << RCC_APB2RSTR_SAI2RST_Pos)
 
#define RCC_APB2RSTR_LTDCRST_Msk   (0x1UL << RCC_APB2RSTR_LTDCRST_Pos)
 
#define RCC_APB2RSTR_DFSDM1RST_Msk   (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)
 
#define RCC_APB2RSTR_MDIORST_Msk   (0x1UL << RCC_APB2RSTR_MDIORST_Pos)
 
#define RCC_AHB1ENR_GPIOAEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)
 
#define RCC_AHB1ENR_GPIOBEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)
 
#define RCC_AHB1ENR_GPIOCEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)
 
#define RCC_AHB1ENR_GPIODEN_Msk   (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)
 
#define RCC_AHB1ENR_GPIOEEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)
 
#define RCC_AHB1ENR_GPIOFEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)
 
#define RCC_AHB1ENR_GPIOGEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)
 
#define RCC_AHB1ENR_GPIOHEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)
 
#define RCC_AHB1ENR_GPIOIEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)
 
#define RCC_AHB1ENR_GPIOJEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOJEN_Pos)
 
#define RCC_AHB1ENR_GPIOKEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOKEN_Pos)
 
#define RCC_AHB1ENR_CRCEN_Msk   (0x1UL << RCC_AHB1ENR_CRCEN_Pos)
 
#define RCC_AHB1ENR_BKPSRAMEN_Msk   (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)
 
#define RCC_AHB1ENR_DTCMRAMEN_Msk   (0x1UL << RCC_AHB1ENR_DTCMRAMEN_Pos)
 
#define RCC_AHB1ENR_DMA1EN_Msk   (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)
 
#define RCC_AHB1ENR_DMA2EN_Msk   (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)
 
#define RCC_AHB1ENR_DMA2DEN_Msk   (0x1UL << RCC_AHB1ENR_DMA2DEN_Pos)
 
#define RCC_AHB1ENR_ETHMACEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)
 
#define RCC_AHB1ENR_ETHMACTXEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)
 
#define RCC_AHB1ENR_ETHMACRXEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)
 
#define RCC_AHB1ENR_ETHMACPTPEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)
 
#define RCC_AHB1ENR_OTGHSEN_Msk   (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)
 
#define RCC_AHB1ENR_OTGHSULPIEN_Msk   (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)
 
#define RCC_AHB2ENR_DCMIEN_Msk   (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)
 
#define RCC_AHB2ENR_JPEGEN_Msk   (0x1UL << RCC_AHB2ENR_JPEGEN_Pos)
 
#define RCC_AHB2ENR_RNGEN_Msk   (0x1UL << RCC_AHB2ENR_RNGEN_Pos)
 
#define RCC_AHB2ENR_OTGFSEN_Msk   (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)
 
#define RCC_AHB3ENR_FMCEN_Msk   (0x1UL << RCC_AHB3ENR_FMCEN_Pos)
 
#define RCC_AHB3ENR_QSPIEN_Msk   (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)
 
#define RCC_APB1ENR_TIM2EN_Msk   (0x1UL << RCC_APB1ENR_TIM2EN_Pos)
 
#define RCC_APB1ENR_TIM3EN_Msk   (0x1UL << RCC_APB1ENR_TIM3EN_Pos)
 
#define RCC_APB1ENR_TIM4EN_Msk   (0x1UL << RCC_APB1ENR_TIM4EN_Pos)
 
#define RCC_APB1ENR_TIM5EN_Msk   (0x1UL << RCC_APB1ENR_TIM5EN_Pos)
 
#define RCC_APB1ENR_TIM6EN_Msk   (0x1UL << RCC_APB1ENR_TIM6EN_Pos)
 
#define RCC_APB1ENR_TIM7EN_Msk   (0x1UL << RCC_APB1ENR_TIM7EN_Pos)
 
#define RCC_APB1ENR_TIM12EN_Msk   (0x1UL << RCC_APB1ENR_TIM12EN_Pos)
 
#define RCC_APB1ENR_TIM13EN_Msk   (0x1UL << RCC_APB1ENR_TIM13EN_Pos)
 
#define RCC_APB1ENR_TIM14EN_Msk   (0x1UL << RCC_APB1ENR_TIM14EN_Pos)
 
#define RCC_APB1ENR_LPTIM1EN_Msk   (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)
 
#define RCC_APB1ENR_RTCEN_Msk   (0x1UL << RCC_APB1ENR_RTCEN_Pos)
 
#define RCC_APB1ENR_WWDGEN_Msk   (0x1UL << RCC_APB1ENR_WWDGEN_Pos)
 
#define RCC_APB1ENR_CAN3EN_Msk   (0x1UL << RCC_APB1ENR_CAN3EN_Pos)
 
#define RCC_APB1ENR_SPI2EN_Msk   (0x1UL << RCC_APB1ENR_SPI2EN_Pos)
 
#define RCC_APB1ENR_SPI3EN_Msk   (0x1UL << RCC_APB1ENR_SPI3EN_Pos)
 
#define RCC_APB1ENR_SPDIFRXEN_Msk   (0x1UL << RCC_APB1ENR_SPDIFRXEN_Pos)
 
#define RCC_APB1ENR_USART2EN_Msk   (0x1UL << RCC_APB1ENR_USART2EN_Pos)
 
#define RCC_APB1ENR_USART3EN_Msk   (0x1UL << RCC_APB1ENR_USART3EN_Pos)
 
#define RCC_APB1ENR_UART4EN_Msk   (0x1UL << RCC_APB1ENR_UART4EN_Pos)
 
#define RCC_APB1ENR_UART5EN_Msk   (0x1UL << RCC_APB1ENR_UART5EN_Pos)
 
#define RCC_APB1ENR_I2C1EN_Msk   (0x1UL << RCC_APB1ENR_I2C1EN_Pos)
 
#define RCC_APB1ENR_I2C2EN_Msk   (0x1UL << RCC_APB1ENR_I2C2EN_Pos)
 
#define RCC_APB1ENR_I2C3EN_Msk   (0x1UL << RCC_APB1ENR_I2C3EN_Pos)
 
#define RCC_APB1ENR_I2C4EN_Msk   (0x1UL << RCC_APB1ENR_I2C4EN_Pos)
 
#define RCC_APB1ENR_CAN1EN_Msk   (0x1UL << RCC_APB1ENR_CAN1EN_Pos)
 
#define RCC_APB1ENR_CAN2EN_Msk   (0x1UL << RCC_APB1ENR_CAN2EN_Pos)
 
#define RCC_APB1ENR_CECEN_Msk   (0x1UL << RCC_APB1ENR_CECEN_Pos)
 
#define RCC_APB1ENR_PWREN_Msk   (0x1UL << RCC_APB1ENR_PWREN_Pos)
 
#define RCC_APB1ENR_DACEN_Msk   (0x1UL << RCC_APB1ENR_DACEN_Pos)
 
#define RCC_APB1ENR_UART7EN_Msk   (0x1UL << RCC_APB1ENR_UART7EN_Pos)
 
#define RCC_APB1ENR_UART8EN_Msk   (0x1UL << RCC_APB1ENR_UART8EN_Pos)
 
#define RCC_APB2ENR_TIM1EN_Msk   (0x1UL << RCC_APB2ENR_TIM1EN_Pos)
 
#define RCC_APB2ENR_TIM8EN_Msk   (0x1UL << RCC_APB2ENR_TIM8EN_Pos)
 
#define RCC_APB2ENR_USART1EN_Msk   (0x1UL << RCC_APB2ENR_USART1EN_Pos)
 
#define RCC_APB2ENR_USART6EN_Msk   (0x1UL << RCC_APB2ENR_USART6EN_Pos)
 
#define RCC_APB2ENR_SDMMC2EN_Msk   (0x1UL << RCC_APB2ENR_SDMMC2EN_Pos)
 
#define RCC_APB2ENR_ADC1EN_Msk   (0x1UL << RCC_APB2ENR_ADC1EN_Pos)
 
#define RCC_APB2ENR_ADC2EN_Msk   (0x1UL << RCC_APB2ENR_ADC2EN_Pos)
 
#define RCC_APB2ENR_ADC3EN_Msk   (0x1UL << RCC_APB2ENR_ADC3EN_Pos)
 
#define RCC_APB2ENR_SDMMC1EN_Msk   (0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)
 
#define RCC_APB2ENR_SPI1EN_Msk   (0x1UL << RCC_APB2ENR_SPI1EN_Pos)
 
#define RCC_APB2ENR_SPI4EN_Msk   (0x1UL << RCC_APB2ENR_SPI4EN_Pos)
 
#define RCC_APB2ENR_SYSCFGEN_Msk   (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)
 
#define RCC_APB2ENR_TIM9EN_Msk   (0x1UL << RCC_APB2ENR_TIM9EN_Pos)
 
#define RCC_APB2ENR_TIM10EN_Msk   (0x1UL << RCC_APB2ENR_TIM10EN_Pos)
 
#define RCC_APB2ENR_TIM11EN_Msk   (0x1UL << RCC_APB2ENR_TIM11EN_Pos)
 
#define RCC_APB2ENR_SPI5EN_Msk   (0x1UL << RCC_APB2ENR_SPI5EN_Pos)
 
#define RCC_APB2ENR_SPI6EN_Msk   (0x1UL << RCC_APB2ENR_SPI6EN_Pos)
 
#define RCC_APB2ENR_SAI1EN_Msk   (0x1UL << RCC_APB2ENR_SAI1EN_Pos)
 
#define RCC_APB2ENR_SAI2EN_Msk   (0x1UL << RCC_APB2ENR_SAI2EN_Pos)
 
#define RCC_APB2ENR_LTDCEN_Msk   (0x1UL << RCC_APB2ENR_LTDCEN_Pos)
 
#define RCC_APB2ENR_DFSDM1EN_Msk   (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)
 
#define RCC_APB2ENR_MDIOEN_Msk   (0x1UL << RCC_APB2ENR_MDIOEN_Pos)
 
#define RCC_AHB1LPENR_GPIOALPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)
 
#define RCC_AHB1LPENR_GPIOBLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)
 
#define RCC_AHB1LPENR_GPIOCLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)
 
#define RCC_AHB1LPENR_GPIODLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)
 
#define RCC_AHB1LPENR_GPIOELPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)
 
#define RCC_AHB1LPENR_GPIOFLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)
 
#define RCC_AHB1LPENR_GPIOGLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)
 
#define RCC_AHB1LPENR_GPIOHLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)
 
#define RCC_AHB1LPENR_GPIOILPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)
 
#define RCC_AHB1LPENR_GPIOJLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOJLPEN_Pos)
 
#define RCC_AHB1LPENR_GPIOKLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOKLPEN_Pos)
 
#define RCC_AHB1LPENR_CRCLPEN_Msk   (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)
 
#define RCC_AHB1LPENR_AXILPEN_Msk   (0x1UL << RCC_AHB1LPENR_AXILPEN_Pos)
 
#define RCC_AHB1LPENR_FLITFLPEN_Msk   (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)
 
#define RCC_AHB1LPENR_SRAM1LPEN_Msk   (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)
 
#define RCC_AHB1LPENR_SRAM2LPEN_Msk   (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)
 
#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk   (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)
 
#define RCC_AHB1LPENR_DTCMLPEN_Msk   (0x1UL << RCC_AHB1LPENR_DTCMLPEN_Pos)
 
#define RCC_AHB1LPENR_DMA1LPEN_Msk   (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)
 
#define RCC_AHB1LPENR_DMA2LPEN_Msk   (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)
 
#define RCC_AHB1LPENR_DMA2DLPEN_Msk   (0x1UL << RCC_AHB1LPENR_DMA2DLPEN_Pos)
 
#define RCC_AHB1LPENR_ETHMACLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)
 
#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)
 
#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)
 
#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)
 
#define RCC_AHB1LPENR_OTGHSLPEN_Msk   (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)
 
#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk   (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)
 
#define RCC_AHB2LPENR_DCMILPEN_Msk   (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)
 
#define RCC_AHB2LPENR_JPEGLPEN_Msk   (0x1UL << RCC_AHB2LPENR_JPEGLPEN_Pos)
 
#define RCC_AHB2LPENR_RNGLPEN_Msk   (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)
 
#define RCC_AHB2LPENR_OTGFSLPEN_Msk   (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)
 
#define RCC_AHB3LPENR_FMCLPEN_Msk   (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)
 
#define RCC_AHB3LPENR_QSPILPEN_Msk   (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos)
 
#define RCC_APB1LPENR_TIM2LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)
 
#define RCC_APB1LPENR_TIM3LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)
 
#define RCC_APB1LPENR_TIM4LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)
 
#define RCC_APB1LPENR_TIM5LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)
 
#define RCC_APB1LPENR_TIM6LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)
 
#define RCC_APB1LPENR_TIM7LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)
 
#define RCC_APB1LPENR_TIM12LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)
 
#define RCC_APB1LPENR_TIM13LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)
 
#define RCC_APB1LPENR_TIM14LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)
 
#define RCC_APB1LPENR_LPTIM1LPEN_Msk   (0x1UL << RCC_APB1LPENR_LPTIM1LPEN_Pos)
 
#define RCC_APB1LPENR_RTCLPEN_Msk   (0x1UL << RCC_APB1LPENR_RTCLPEN_Pos)
 
#define RCC_APB1LPENR_WWDGLPEN_Msk   (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)
 
#define RCC_APB1LPENR_CAN3LPEN_Msk   (0x1UL << RCC_APB1LPENR_CAN3LPEN_Pos)
 
#define RCC_APB1LPENR_SPI2LPEN_Msk   (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)
 
#define RCC_APB1LPENR_SPI3LPEN_Msk   (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)
 
#define RCC_APB1LPENR_SPDIFRXLPEN_Msk   (0x1UL << RCC_APB1LPENR_SPDIFRXLPEN_Pos)
 
#define RCC_APB1LPENR_USART2LPEN_Msk   (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)
 
#define RCC_APB1LPENR_USART3LPEN_Msk   (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)
 
#define RCC_APB1LPENR_UART4LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)
 
#define RCC_APB1LPENR_UART5LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)
 
#define RCC_APB1LPENR_I2C1LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)
 
#define RCC_APB1LPENR_I2C2LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)
 
#define RCC_APB1LPENR_I2C3LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)
 
#define RCC_APB1LPENR_I2C4LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C4LPEN_Pos)
 
#define RCC_APB1LPENR_CAN1LPEN_Msk   (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)
 
#define RCC_APB1LPENR_CAN2LPEN_Msk   (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)
 
#define RCC_APB1LPENR_CECLPEN_Msk   (0x1UL << RCC_APB1LPENR_CECLPEN_Pos)
 
#define RCC_APB1LPENR_PWRLPEN_Msk   (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)
 
#define RCC_APB1LPENR_DACLPEN_Msk   (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)
 
#define RCC_APB1LPENR_UART7LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART7LPEN_Pos)
 
#define RCC_APB1LPENR_UART8LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART8LPEN_Pos)
 
#define RCC_APB2LPENR_TIM1LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)
 
#define RCC_APB2LPENR_TIM8LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)
 
#define RCC_APB2LPENR_USART1LPEN_Msk   (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)
 
#define RCC_APB2LPENR_USART6LPEN_Msk   (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)
 
#define RCC_APB2LPENR_SDMMC2LPEN_Msk   (0x1UL << RCC_APB2LPENR_SDMMC2LPEN_Pos)
 
#define RCC_APB2LPENR_ADC1LPEN_Msk   (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)
 
#define RCC_APB2LPENR_ADC2LPEN_Msk   (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)
 
#define RCC_APB2LPENR_ADC3LPEN_Msk   (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)
 
#define RCC_APB2LPENR_SDMMC1LPEN_Msk   (0x1UL << RCC_APB2LPENR_SDMMC1LPEN_Pos)
 
#define RCC_APB2LPENR_SPI1LPEN_Msk   (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)
 
#define RCC_APB2LPENR_SPI4LPEN_Msk   (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos)
 
#define RCC_APB2LPENR_SYSCFGLPEN_Msk   (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)
 
#define RCC_APB2LPENR_TIM9LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)
 
#define RCC_APB2LPENR_TIM10LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)
 
#define RCC_APB2LPENR_TIM11LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)
 
#define RCC_APB2LPENR_SPI5LPEN_Msk   (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos)
 
#define RCC_APB2LPENR_SPI6LPEN_Msk   (0x1UL << RCC_APB2LPENR_SPI6LPEN_Pos)
 
#define RCC_APB2LPENR_SAI1LPEN_Msk   (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos)
 
#define RCC_APB2LPENR_SAI2LPEN_Msk   (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos)
 
#define RCC_APB2LPENR_LTDCLPEN_Msk   (0x1UL << RCC_APB2LPENR_LTDCLPEN_Pos)
 
#define RCC_APB2LPENR_DFSDM1LPEN_Msk   (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos)
 
#define RCC_APB2LPENR_MDIOLPEN_Msk   (0x1UL << RCC_APB2LPENR_MDIOLPEN_Pos)
 
#define RCC_BDCR_LSEON_Msk   (0x1UL << RCC_BDCR_LSEON_Pos)
 
#define RCC_BDCR_LSERDY_Msk   (0x1UL << RCC_BDCR_LSERDY_Pos)
 
#define RCC_BDCR_LSEBYP_Msk   (0x1UL << RCC_BDCR_LSEBYP_Pos)
 
#define RCC_BDCR_LSEDRV_Msk   (0x3UL << RCC_BDCR_LSEDRV_Pos)
 
#define RCC_BDCR_LSEDRV_0   (0x1UL << RCC_BDCR_LSEDRV_Pos)
 
#define RCC_BDCR_LSEDRV_1   (0x2UL << RCC_BDCR_LSEDRV_Pos)
 
#define RCC_BDCR_RTCSEL_Msk   (0x3UL << RCC_BDCR_RTCSEL_Pos)
 
#define RCC_BDCR_RTCSEL_0   (0x1UL << RCC_BDCR_RTCSEL_Pos)
 
#define RCC_BDCR_RTCSEL_1   (0x2UL << RCC_BDCR_RTCSEL_Pos)
 
#define RCC_BDCR_RTCEN_Msk   (0x1UL << RCC_BDCR_RTCEN_Pos)
 
#define RCC_BDCR_BDRST_Msk   (0x1UL << RCC_BDCR_BDRST_Pos)
 
#define RCC_CSR_LSION_Msk   (0x1UL << RCC_CSR_LSION_Pos)
 
#define RCC_CSR_LSIRDY_Msk   (0x1UL << RCC_CSR_LSIRDY_Pos)
 
#define RCC_CSR_RMVF_Msk   (0x1UL << RCC_CSR_RMVF_Pos)
 
#define RCC_CSR_BORRSTF_Msk   (0x1UL << RCC_CSR_BORRSTF_Pos)
 
#define RCC_CSR_PINRSTF_Msk   (0x1UL << RCC_CSR_PINRSTF_Pos)
 
#define RCC_CSR_PORRSTF_Msk   (0x1UL << RCC_CSR_PORRSTF_Pos)
 
#define RCC_CSR_SFTRSTF_Msk   (0x1UL << RCC_CSR_SFTRSTF_Pos)
 
#define RCC_CSR_IWDGRSTF_Msk   (0x1UL << RCC_CSR_IWDGRSTF_Pos)
 
#define RCC_CSR_WWDGRSTF_Msk   (0x1UL << RCC_CSR_WWDGRSTF_Pos)
 
#define RCC_CSR_LPWRRSTF_Msk   (0x1UL << RCC_CSR_LPWRRSTF_Pos)
 
#define RCC_SSCGR_MODPER_Msk   (0x1FFFUL << RCC_SSCGR_MODPER_Pos)
 
#define RCC_SSCGR_INCSTEP_Msk   (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)
 
#define RCC_SSCGR_SPREADSEL_Msk   (0x1UL << RCC_SSCGR_SPREADSEL_Pos)
 
#define RCC_SSCGR_SSCGEN_Msk   (0x1UL << RCC_SSCGR_SSCGEN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_Msk   (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_0   (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_1   (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_2   (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_3   (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_4   (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_5   (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_6   (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_7   (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SN_8   (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SP_Msk   (0x3UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SP_0   (0x1UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SP_1   (0x2UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SQ_Msk   (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SQ_0   (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SQ_1   (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SQ_2   (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SQ_3   (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SR_Msk   (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SR_0   (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SR_1   (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
 
#define RCC_PLLI2SCFGR_PLLI2SR_2   (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_Msk   (0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_0   (0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_1   (0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_2   (0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_3   (0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_4   (0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_5   (0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_6   (0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_7   (0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIN_8   (0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIP_Msk   (0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIP_0   (0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIP_1   (0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIQ_Msk   (0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIQ_0   (0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIQ_1   (0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIQ_2   (0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIQ_3   (0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIR_Msk   (0x7UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIR_0   (0x1UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIR_1   (0x2UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
 
#define RCC_PLLSAICFGR_PLLSAIR_2   (0x4UL << RCC_PLLSAICFGR_PLLSAIR_Pos)
 
#define RCC_DCKCFGR1_PLLI2SDIVQ_Msk   (0x1FUL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLI2SDIVQ_0   (0x01UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLI2SDIVQ_1   (0x02UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLI2SDIVQ_2   (0x04UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLI2SDIVQ_3   (0x08UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLI2SDIVQ_4   (0x10UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLSAIDIVQ_Msk   (0x1FUL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLSAIDIVQ_0   (0x01UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLSAIDIVQ_1   (0x02UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLSAIDIVQ_2   (0x04UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLSAIDIVQ_3   (0x08UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLSAIDIVQ_4   (0x10UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)
 
#define RCC_DCKCFGR1_PLLSAIDIVR_Msk   (0x3UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)
 
#define RCC_DCKCFGR1_PLLSAIDIVR_0   (0x1UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)
 
#define RCC_DCKCFGR1_PLLSAIDIVR_1   (0x2UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)
 
#define RCC_DCKCFGR1_SAI1SEL_Msk   (0x3UL << RCC_DCKCFGR1_SAI1SEL_Pos)
 
#define RCC_DCKCFGR1_SAI1SEL_0   (0x1UL << RCC_DCKCFGR1_SAI1SEL_Pos)
 
#define RCC_DCKCFGR1_SAI1SEL_1   (0x2UL << RCC_DCKCFGR1_SAI1SEL_Pos)
 
#define RCC_DCKCFGR1_SAI2SEL_Msk   (0x3UL << RCC_DCKCFGR1_SAI2SEL_Pos)
 
#define RCC_DCKCFGR1_SAI2SEL_0   (0x1UL << RCC_DCKCFGR1_SAI2SEL_Pos)
 
#define RCC_DCKCFGR1_SAI2SEL_1   (0x2UL << RCC_DCKCFGR1_SAI2SEL_Pos)
 
#define RCC_DCKCFGR1_TIMPRE_Msk   (0x1UL << RCC_DCKCFGR1_TIMPRE_Pos)
 
#define RCC_DCKCFGR1_DFSDM1SEL_Msk   (0x1UL << RCC_DCKCFGR1_DFSDM1SEL_Pos)
 
#define RCC_DCKCFGR1_ADFSDM1SEL_Msk   (0x1UL << RCC_DCKCFGR1_ADFSDM1SEL_Pos)
 
#define RCC_DCKCFGR2_USART1SEL_Msk   (0x3UL << RCC_DCKCFGR2_USART1SEL_Pos)
 
#define RCC_DCKCFGR2_USART1SEL_0   (0x1UL << RCC_DCKCFGR2_USART1SEL_Pos)
 
#define RCC_DCKCFGR2_USART1SEL_1   (0x2UL << RCC_DCKCFGR2_USART1SEL_Pos)
 
#define RCC_DCKCFGR2_USART2SEL_Msk   (0x3UL << RCC_DCKCFGR2_USART2SEL_Pos)
 
#define RCC_DCKCFGR2_USART2SEL_0   (0x1UL << RCC_DCKCFGR2_USART2SEL_Pos)
 
#define RCC_DCKCFGR2_USART2SEL_1   (0x2UL << RCC_DCKCFGR2_USART2SEL_Pos)
 
#define RCC_DCKCFGR2_USART3SEL_Msk   (0x3UL << RCC_DCKCFGR2_USART3SEL_Pos)
 
#define RCC_DCKCFGR2_USART3SEL_0   (0x1UL << RCC_DCKCFGR2_USART3SEL_Pos)
 
#define RCC_DCKCFGR2_USART3SEL_1   (0x2UL << RCC_DCKCFGR2_USART3SEL_Pos)
 
#define RCC_DCKCFGR2_UART4SEL_Msk   (0x3UL << RCC_DCKCFGR2_UART4SEL_Pos)
 
#define RCC_DCKCFGR2_UART4SEL_0   (0x1UL << RCC_DCKCFGR2_UART4SEL_Pos)
 
#define RCC_DCKCFGR2_UART4SEL_1   (0x2UL << RCC_DCKCFGR2_UART4SEL_Pos)
 
#define RCC_DCKCFGR2_UART5SEL_Msk   (0x3UL << RCC_DCKCFGR2_UART5SEL_Pos)
 
#define RCC_DCKCFGR2_UART5SEL_0   (0x1UL << RCC_DCKCFGR2_UART5SEL_Pos)
 
#define RCC_DCKCFGR2_UART5SEL_1   (0x2UL << RCC_DCKCFGR2_UART5SEL_Pos)
 
#define RCC_DCKCFGR2_USART6SEL_Msk   (0x3UL << RCC_DCKCFGR2_USART6SEL_Pos)
 
#define RCC_DCKCFGR2_USART6SEL_0   (0x1UL << RCC_DCKCFGR2_USART6SEL_Pos)
 
#define RCC_DCKCFGR2_USART6SEL_1   (0x2UL << RCC_DCKCFGR2_USART6SEL_Pos)
 
#define RCC_DCKCFGR2_UART7SEL_Msk   (0x3UL << RCC_DCKCFGR2_UART7SEL_Pos)
 
#define RCC_DCKCFGR2_UART7SEL_0   (0x1UL << RCC_DCKCFGR2_UART7SEL_Pos)
 
#define RCC_DCKCFGR2_UART7SEL_1   (0x2UL << RCC_DCKCFGR2_UART7SEL_Pos)
 
#define RCC_DCKCFGR2_UART8SEL_Msk   (0x3UL << RCC_DCKCFGR2_UART8SEL_Pos)
 
#define RCC_DCKCFGR2_UART8SEL_0   (0x1UL << RCC_DCKCFGR2_UART8SEL_Pos)
 
#define RCC_DCKCFGR2_UART8SEL_1   (0x2UL << RCC_DCKCFGR2_UART8SEL_Pos)
 
#define RCC_DCKCFGR2_I2C1SEL_Msk   (0x3UL << RCC_DCKCFGR2_I2C1SEL_Pos)
 
#define RCC_DCKCFGR2_I2C1SEL_0   (0x1UL << RCC_DCKCFGR2_I2C1SEL_Pos)
 
#define RCC_DCKCFGR2_I2C1SEL_1   (0x2UL << RCC_DCKCFGR2_I2C1SEL_Pos)
 
#define RCC_DCKCFGR2_I2C2SEL_Msk   (0x3UL << RCC_DCKCFGR2_I2C2SEL_Pos)
 
#define RCC_DCKCFGR2_I2C2SEL_0   (0x1UL << RCC_DCKCFGR2_I2C2SEL_Pos)
 
#define RCC_DCKCFGR2_I2C2SEL_1   (0x2UL << RCC_DCKCFGR2_I2C2SEL_Pos)
 
#define RCC_DCKCFGR2_I2C3SEL_Msk   (0x3UL << RCC_DCKCFGR2_I2C3SEL_Pos)
 
#define RCC_DCKCFGR2_I2C3SEL_0   (0x1UL << RCC_DCKCFGR2_I2C3SEL_Pos)
 
#define RCC_DCKCFGR2_I2C3SEL_1   (0x2UL << RCC_DCKCFGR2_I2C3SEL_Pos)
 
#define RCC_DCKCFGR2_I2C4SEL_Msk   (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos)
 
#define RCC_DCKCFGR2_I2C4SEL_0   (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos)
 
#define RCC_DCKCFGR2_I2C4SEL_1   (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos)
 
#define RCC_DCKCFGR2_LPTIM1SEL_Msk   (0x3UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)
 
#define RCC_DCKCFGR2_LPTIM1SEL_0   (0x1UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)
 
#define RCC_DCKCFGR2_LPTIM1SEL_1   (0x2UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)
 
#define RCC_DCKCFGR2_CECSEL_Msk   (0x1UL << RCC_DCKCFGR2_CECSEL_Pos)
 
#define RCC_DCKCFGR2_CK48MSEL_Msk   (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos)
 
#define RCC_DCKCFGR2_SDMMC1SEL_Msk   (0x1UL << RCC_DCKCFGR2_SDMMC1SEL_Pos)
 
#define RCC_DCKCFGR2_SDMMC2SEL_Msk   (0x1UL << RCC_DCKCFGR2_SDMMC2SEL_Pos)
 
#define RNG_CR_RNGEN_Msk   (0x1UL << RNG_CR_RNGEN_Pos)
 
#define RNG_CR_IE_Msk   (0x1UL << RNG_CR_IE_Pos)
 
#define RNG_SR_DRDY_Msk   (0x1UL << RNG_SR_DRDY_Pos)
 
#define RNG_SR_CECS_Msk   (0x1UL << RNG_SR_CECS_Pos)
 
#define RNG_SR_SECS_Msk   (0x1UL << RNG_SR_SECS_Pos)
 
#define RNG_SR_CEIS_Msk   (0x1UL << RNG_SR_CEIS_Pos)
 
#define RNG_SR_SEIS_Msk   (0x1UL << RNG_SR_SEIS_Pos)
 
#define RTC_TR_PM_Msk   (0x1UL << RTC_TR_PM_Pos)
 
#define RTC_TR_HT_Msk   (0x3UL << RTC_TR_HT_Pos)
 
#define RTC_TR_HT_0   (0x1UL << RTC_TR_HT_Pos)
 
#define RTC_TR_HT_1   (0x2UL << RTC_TR_HT_Pos)
 
#define RTC_TR_HU_Msk   (0xFUL << RTC_TR_HU_Pos)
 
#define RTC_TR_HU_0   (0x1UL << RTC_TR_HU_Pos)
 
#define RTC_TR_HU_1   (0x2UL << RTC_TR_HU_Pos)
 
#define RTC_TR_HU_2   (0x4UL << RTC_TR_HU_Pos)
 
#define RTC_TR_HU_3   (0x8UL << RTC_TR_HU_Pos)
 
#define RTC_TR_MNT_Msk   (0x7UL << RTC_TR_MNT_Pos)
 
#define RTC_TR_MNT_0   (0x1UL << RTC_TR_MNT_Pos)
 
#define RTC_TR_MNT_1   (0x2UL << RTC_TR_MNT_Pos)
 
#define RTC_TR_MNT_2   (0x4UL << RTC_TR_MNT_Pos)
 
#define RTC_TR_MNU_Msk   (0xFUL << RTC_TR_MNU_Pos)
 
#define RTC_TR_MNU_0   (0x1UL << RTC_TR_MNU_Pos)
 
#define RTC_TR_MNU_1   (0x2UL << RTC_TR_MNU_Pos)
 
#define RTC_TR_MNU_2   (0x4UL << RTC_TR_MNU_Pos)
 
#define RTC_TR_MNU_3   (0x8UL << RTC_TR_MNU_Pos)
 
#define RTC_TR_ST_Msk   (0x7UL << RTC_TR_ST_Pos)
 
#define RTC_TR_ST_0   (0x1UL << RTC_TR_ST_Pos)
 
#define RTC_TR_ST_1   (0x2UL << RTC_TR_ST_Pos)
 
#define RTC_TR_ST_2   (0x4UL << RTC_TR_ST_Pos)
 
#define RTC_TR_SU_Msk   (0xFUL << RTC_TR_SU_Pos)
 
#define RTC_TR_SU_0   (0x1UL << RTC_TR_SU_Pos)
 
#define RTC_TR_SU_1   (0x2UL << RTC_TR_SU_Pos)
 
#define RTC_TR_SU_2   (0x4UL << RTC_TR_SU_Pos)
 
#define RTC_TR_SU_3   (0x8UL << RTC_TR_SU_Pos)
 
#define RTC_DR_YT_Msk   (0xFUL << RTC_DR_YT_Pos)
 
#define RTC_DR_YT_0   (0x1UL << RTC_DR_YT_Pos)
 
#define RTC_DR_YT_1   (0x2UL << RTC_DR_YT_Pos)
 
#define RTC_DR_YT_2   (0x4UL << RTC_DR_YT_Pos)
 
#define RTC_DR_YT_3   (0x8UL << RTC_DR_YT_Pos)
 
#define RTC_DR_YU_Msk   (0xFUL << RTC_DR_YU_Pos)
 
#define RTC_DR_YU_0   (0x1UL << RTC_DR_YU_Pos)
 
#define RTC_DR_YU_1   (0x2UL << RTC_DR_YU_Pos)
 
#define RTC_DR_YU_2   (0x4UL << RTC_DR_YU_Pos)
 
#define RTC_DR_YU_3   (0x8UL << RTC_DR_YU_Pos)
 
#define RTC_DR_WDU_Msk   (0x7UL << RTC_DR_WDU_Pos)
 
#define RTC_DR_WDU_0   (0x1UL << RTC_DR_WDU_Pos)
 
#define RTC_DR_WDU_1   (0x2UL << RTC_DR_WDU_Pos)
 
#define RTC_DR_WDU_2   (0x4UL << RTC_DR_WDU_Pos)
 
#define RTC_DR_MT_Msk   (0x1UL << RTC_DR_MT_Pos)
 
#define RTC_DR_MU_Msk   (0xFUL << RTC_DR_MU_Pos)
 
#define RTC_DR_MU_0   (0x1UL << RTC_DR_MU_Pos)
 
#define RTC_DR_MU_1   (0x2UL << RTC_DR_MU_Pos)
 
#define RTC_DR_MU_2   (0x4UL << RTC_DR_MU_Pos)
 
#define RTC_DR_MU_3   (0x8UL << RTC_DR_MU_Pos)
 
#define RTC_DR_DT_Msk   (0x3UL << RTC_DR_DT_Pos)
 
#define RTC_DR_DT_0   (0x1UL << RTC_DR_DT_Pos)
 
#define RTC_DR_DT_1   (0x2UL << RTC_DR_DT_Pos)
 
#define RTC_DR_DU_Msk   (0xFUL << RTC_DR_DU_Pos)
 
#define RTC_DR_DU_0   (0x1UL << RTC_DR_DU_Pos)
 
#define RTC_DR_DU_1   (0x2UL << RTC_DR_DU_Pos)
 
#define RTC_DR_DU_2   (0x4UL << RTC_DR_DU_Pos)
 
#define RTC_DR_DU_3   (0x8UL << RTC_DR_DU_Pos)
 
#define RTC_CR_ITSE_Msk   (0x1UL << RTC_CR_ITSE_Pos)
 
#define RTC_CR_COE_Msk   (0x1UL << RTC_CR_COE_Pos)
 
#define RTC_CR_OSEL_Msk   (0x3UL << RTC_CR_OSEL_Pos)
 
#define RTC_CR_OSEL_0   (0x1UL << RTC_CR_OSEL_Pos)
 
#define RTC_CR_OSEL_1   (0x2UL << RTC_CR_OSEL_Pos)
 
#define RTC_CR_POL_Msk   (0x1UL << RTC_CR_POL_Pos)
 
#define RTC_CR_COSEL_Msk   (0x1UL << RTC_CR_COSEL_Pos)
 
#define RTC_CR_BKP_Msk   (0x1UL << RTC_CR_BKP_Pos)
 
#define RTC_CR_SUB1H_Msk   (0x1UL << RTC_CR_SUB1H_Pos)
 
#define RTC_CR_ADD1H_Msk   (0x1UL << RTC_CR_ADD1H_Pos)
 
#define RTC_CR_TSIE_Msk   (0x1UL << RTC_CR_TSIE_Pos)
 
#define RTC_CR_WUTIE_Msk   (0x1UL << RTC_CR_WUTIE_Pos)
 
#define RTC_CR_ALRBIE_Msk   (0x1UL << RTC_CR_ALRBIE_Pos)
 
#define RTC_CR_ALRAIE_Msk   (0x1UL << RTC_CR_ALRAIE_Pos)
 
#define RTC_CR_TSE_Msk   (0x1UL << RTC_CR_TSE_Pos)
 
#define RTC_CR_WUTE_Msk   (0x1UL << RTC_CR_WUTE_Pos)
 
#define RTC_CR_ALRBE_Msk   (0x1UL << RTC_CR_ALRBE_Pos)
 
#define RTC_CR_ALRAE_Msk   (0x1UL << RTC_CR_ALRAE_Pos)
 
#define RTC_CR_FMT_Msk   (0x1UL << RTC_CR_FMT_Pos)
 
#define RTC_CR_BYPSHAD_Msk   (0x1UL << RTC_CR_BYPSHAD_Pos)
 
#define RTC_CR_REFCKON_Msk   (0x1UL << RTC_CR_REFCKON_Pos)
 
#define RTC_CR_TSEDGE_Msk   (0x1UL << RTC_CR_TSEDGE_Pos)
 
#define RTC_CR_WUCKSEL_Msk   (0x7UL << RTC_CR_WUCKSEL_Pos)
 
#define RTC_CR_WUCKSEL_0   (0x1UL << RTC_CR_WUCKSEL_Pos)
 
#define RTC_CR_WUCKSEL_1   (0x2UL << RTC_CR_WUCKSEL_Pos)
 
#define RTC_CR_WUCKSEL_2   (0x4UL << RTC_CR_WUCKSEL_Pos)
 
#define RTC_ISR_ITSF_Msk   (0x1UL << RTC_ISR_ITSF_Pos)
 
#define RTC_ISR_RECALPF_Msk   (0x1UL << RTC_ISR_RECALPF_Pos)
 
#define RTC_ISR_TAMP3F_Msk   (0x1UL << RTC_ISR_TAMP3F_Pos)
 
#define RTC_ISR_TAMP2F_Msk   (0x1UL << RTC_ISR_TAMP2F_Pos)
 
#define RTC_ISR_TAMP1F_Msk   (0x1UL << RTC_ISR_TAMP1F_Pos)
 
#define RTC_ISR_TSOVF_Msk   (0x1UL << RTC_ISR_TSOVF_Pos)
 
#define RTC_ISR_TSF_Msk   (0x1UL << RTC_ISR_TSF_Pos)
 
#define RTC_ISR_WUTF_Msk   (0x1UL << RTC_ISR_WUTF_Pos)
 
#define RTC_ISR_ALRBF_Msk   (0x1UL << RTC_ISR_ALRBF_Pos)
 
#define RTC_ISR_ALRAF_Msk   (0x1UL << RTC_ISR_ALRAF_Pos)
 
#define RTC_ISR_INIT_Msk   (0x1UL << RTC_ISR_INIT_Pos)
 
#define RTC_ISR_INITF_Msk   (0x1UL << RTC_ISR_INITF_Pos)
 
#define RTC_ISR_RSF_Msk   (0x1UL << RTC_ISR_RSF_Pos)
 
#define RTC_ISR_INITS_Msk   (0x1UL << RTC_ISR_INITS_Pos)
 
#define RTC_ISR_SHPF_Msk   (0x1UL << RTC_ISR_SHPF_Pos)
 
#define RTC_ISR_WUTWF_Msk   (0x1UL << RTC_ISR_WUTWF_Pos)
 
#define RTC_ISR_ALRBWF_Msk   (0x1UL << RTC_ISR_ALRBWF_Pos)
 
#define RTC_ISR_ALRAWF_Msk   (0x1UL << RTC_ISR_ALRAWF_Pos)
 
#define RTC_PRER_PREDIV_A_Msk   (0x7FUL << RTC_PRER_PREDIV_A_Pos)
 
#define RTC_PRER_PREDIV_S_Msk   (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)
 
#define RTC_WUTR_WUT_Msk   (0xFFFFUL << RTC_WUTR_WUT_Pos)
 
#define RTC_ALRMAR_MSK4_Msk   (0x1UL << RTC_ALRMAR_MSK4_Pos)
 
#define RTC_ALRMAR_WDSEL_Msk   (0x1UL << RTC_ALRMAR_WDSEL_Pos)
 
#define RTC_ALRMAR_DT_Msk   (0x3UL << RTC_ALRMAR_DT_Pos)
 
#define RTC_ALRMAR_DT_0   (0x1UL << RTC_ALRMAR_DT_Pos)
 
#define RTC_ALRMAR_DT_1   (0x2UL << RTC_ALRMAR_DT_Pos)
 
#define RTC_ALRMAR_DU_Msk   (0xFUL << RTC_ALRMAR_DU_Pos)
 
#define RTC_ALRMAR_DU_0   (0x1UL << RTC_ALRMAR_DU_Pos)
 
#define RTC_ALRMAR_DU_1   (0x2UL << RTC_ALRMAR_DU_Pos)
 
#define RTC_ALRMAR_DU_2   (0x4UL << RTC_ALRMAR_DU_Pos)
 
#define RTC_ALRMAR_DU_3   (0x8UL << RTC_ALRMAR_DU_Pos)
 
#define RTC_ALRMAR_MSK3_Msk   (0x1UL << RTC_ALRMAR_MSK3_Pos)
 
#define RTC_ALRMAR_PM_Msk   (0x1UL << RTC_ALRMAR_PM_Pos)
 
#define RTC_ALRMAR_HT_Msk   (0x3UL << RTC_ALRMAR_HT_Pos)
 
#define RTC_ALRMAR_HT_0   (0x1UL << RTC_ALRMAR_HT_Pos)
 
#define RTC_ALRMAR_HT_1   (0x2UL << RTC_ALRMAR_HT_Pos)
 
#define RTC_ALRMAR_HU_Msk   (0xFUL << RTC_ALRMAR_HU_Pos)
 
#define RTC_ALRMAR_HU_0   (0x1UL << RTC_ALRMAR_HU_Pos)
 
#define RTC_ALRMAR_HU_1   (0x2UL << RTC_ALRMAR_HU_Pos)
 
#define RTC_ALRMAR_HU_2   (0x4UL << RTC_ALRMAR_HU_Pos)
 
#define RTC_ALRMAR_HU_3   (0x8UL << RTC_ALRMAR_HU_Pos)
 
#define RTC_ALRMAR_MSK2_Msk   (0x1UL << RTC_ALRMAR_MSK2_Pos)
 
#define RTC_ALRMAR_MNT_Msk   (0x7UL << RTC_ALRMAR_MNT_Pos)
 
#define RTC_ALRMAR_MNT_0   (0x1UL << RTC_ALRMAR_MNT_Pos)
 
#define RTC_ALRMAR_MNT_1   (0x2UL << RTC_ALRMAR_MNT_Pos)
 
#define RTC_ALRMAR_MNT_2   (0x4UL << RTC_ALRMAR_MNT_Pos)
 
#define RTC_ALRMAR_MNU_Msk   (0xFUL << RTC_ALRMAR_MNU_Pos)
 
#define RTC_ALRMAR_MNU_0   (0x1UL << RTC_ALRMAR_MNU_Pos)
 
#define RTC_ALRMAR_MNU_1   (0x2UL << RTC_ALRMAR_MNU_Pos)
 
#define RTC_ALRMAR_MNU_2   (0x4UL << RTC_ALRMAR_MNU_Pos)
 
#define RTC_ALRMAR_MNU_3   (0x8UL << RTC_ALRMAR_MNU_Pos)
 
#define RTC_ALRMAR_MSK1_Msk   (0x1UL << RTC_ALRMAR_MSK1_Pos)
 
#define RTC_ALRMAR_ST_Msk   (0x7UL << RTC_ALRMAR_ST_Pos)
 
#define RTC_ALRMAR_ST_0   (0x1UL << RTC_ALRMAR_ST_Pos)
 
#define RTC_ALRMAR_ST_1   (0x2UL << RTC_ALRMAR_ST_Pos)
 
#define RTC_ALRMAR_ST_2   (0x4UL << RTC_ALRMAR_ST_Pos)
 
#define RTC_ALRMAR_SU_Msk   (0xFUL << RTC_ALRMAR_SU_Pos)
 
#define RTC_ALRMAR_SU_0   (0x1UL << RTC_ALRMAR_SU_Pos)
 
#define RTC_ALRMAR_SU_1   (0x2UL << RTC_ALRMAR_SU_Pos)
 
#define RTC_ALRMAR_SU_2   (0x4UL << RTC_ALRMAR_SU_Pos)
 
#define RTC_ALRMAR_SU_3   (0x8UL << RTC_ALRMAR_SU_Pos)
 
#define RTC_ALRMBR_MSK4_Msk   (0x1UL << RTC_ALRMBR_MSK4_Pos)
 
#define RTC_ALRMBR_WDSEL_Msk   (0x1UL << RTC_ALRMBR_WDSEL_Pos)
 
#define RTC_ALRMBR_DT_Msk   (0x3UL << RTC_ALRMBR_DT_Pos)
 
#define RTC_ALRMBR_DT_0   (0x1UL << RTC_ALRMBR_DT_Pos)
 
#define RTC_ALRMBR_DT_1   (0x2UL << RTC_ALRMBR_DT_Pos)
 
#define RTC_ALRMBR_DU_Msk   (0xFUL << RTC_ALRMBR_DU_Pos)
 
#define RTC_ALRMBR_DU_0   (0x1UL << RTC_ALRMBR_DU_Pos)
 
#define RTC_ALRMBR_DU_1   (0x2UL << RTC_ALRMBR_DU_Pos)
 
#define RTC_ALRMBR_DU_2   (0x4UL << RTC_ALRMBR_DU_Pos)
 
#define RTC_ALRMBR_DU_3   (0x8UL << RTC_ALRMBR_DU_Pos)
 
#define RTC_ALRMBR_MSK3_Msk   (0x1UL << RTC_ALRMBR_MSK3_Pos)
 
#define RTC_ALRMBR_PM_Msk   (0x1UL << RTC_ALRMBR_PM_Pos)
 
#define RTC_ALRMBR_HT_Msk   (0x3UL << RTC_ALRMBR_HT_Pos)
 
#define RTC_ALRMBR_HT_0   (0x1UL << RTC_ALRMBR_HT_Pos)
 
#define RTC_ALRMBR_HT_1   (0x2UL << RTC_ALRMBR_HT_Pos)
 
#define RTC_ALRMBR_HU_Msk   (0xFUL << RTC_ALRMBR_HU_Pos)
 
#define RTC_ALRMBR_HU_0   (0x1UL << RTC_ALRMBR_HU_Pos)
 
#define RTC_ALRMBR_HU_1   (0x2UL << RTC_ALRMBR_HU_Pos)
 
#define RTC_ALRMBR_HU_2   (0x4UL << RTC_ALRMBR_HU_Pos)
 
#define RTC_ALRMBR_HU_3   (0x8UL << RTC_ALRMBR_HU_Pos)
 
#define RTC_ALRMBR_MSK2_Msk   (0x1UL << RTC_ALRMBR_MSK2_Pos)
 
#define RTC_ALRMBR_MNT_Msk   (0x7UL << RTC_ALRMBR_MNT_Pos)
 
#define RTC_ALRMBR_MNT_0   (0x1UL << RTC_ALRMBR_MNT_Pos)
 
#define RTC_ALRMBR_MNT_1   (0x2UL << RTC_ALRMBR_MNT_Pos)
 
#define RTC_ALRMBR_MNT_2   (0x4UL << RTC_ALRMBR_MNT_Pos)
 
#define RTC_ALRMBR_MNU_Msk   (0xFUL << RTC_ALRMBR_MNU_Pos)
 
#define RTC_ALRMBR_MNU_0   (0x1UL << RTC_ALRMBR_MNU_Pos)
 
#define RTC_ALRMBR_MNU_1   (0x2UL << RTC_ALRMBR_MNU_Pos)
 
#define RTC_ALRMBR_MNU_2   (0x4UL << RTC_ALRMBR_MNU_Pos)
 
#define RTC_ALRMBR_MNU_3   (0x8UL << RTC_ALRMBR_MNU_Pos)
 
#define RTC_ALRMBR_MSK1_Msk   (0x1UL << RTC_ALRMBR_MSK1_Pos)
 
#define RTC_ALRMBR_ST_Msk   (0x7UL << RTC_ALRMBR_ST_Pos)
 
#define RTC_ALRMBR_ST_0   (0x1UL << RTC_ALRMBR_ST_Pos)
 
#define RTC_ALRMBR_ST_1   (0x2UL << RTC_ALRMBR_ST_Pos)
 
#define RTC_ALRMBR_ST_2   (0x4UL << RTC_ALRMBR_ST_Pos)
 
#define RTC_ALRMBR_SU_Msk   (0xFUL << RTC_ALRMBR_SU_Pos)
 
#define RTC_ALRMBR_SU_0   (0x1UL << RTC_ALRMBR_SU_Pos)
 
#define RTC_ALRMBR_SU_1   (0x2UL << RTC_ALRMBR_SU_Pos)
 
#define RTC_ALRMBR_SU_2   (0x4UL << RTC_ALRMBR_SU_Pos)
 
#define RTC_ALRMBR_SU_3   (0x8UL << RTC_ALRMBR_SU_Pos)
 
#define RTC_WPR_KEY_Msk   (0xFFUL << RTC_WPR_KEY_Pos)
 
#define RTC_SSR_SS_Msk   (0xFFFFUL << RTC_SSR_SS_Pos)
 
#define RTC_SHIFTR_SUBFS_Msk   (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)
 
#define RTC_SHIFTR_ADD1S_Msk   (0x1UL << RTC_SHIFTR_ADD1S_Pos)
 
#define RTC_TSTR_PM_Msk   (0x1UL << RTC_TSTR_PM_Pos)
 
#define RTC_TSTR_HT_Msk   (0x3UL << RTC_TSTR_HT_Pos)
 
#define RTC_TSTR_HT_0   (0x1UL << RTC_TSTR_HT_Pos)
 
#define RTC_TSTR_HT_1   (0x2UL << RTC_TSTR_HT_Pos)
 
#define RTC_TSTR_HU_Msk   (0xFUL << RTC_TSTR_HU_Pos)
 
#define RTC_TSTR_HU_0   (0x1UL << RTC_TSTR_HU_Pos)
 
#define RTC_TSTR_HU_1   (0x2UL << RTC_TSTR_HU_Pos)
 
#define RTC_TSTR_HU_2   (0x4UL << RTC_TSTR_HU_Pos)
 
#define RTC_TSTR_HU_3   (0x8UL << RTC_TSTR_HU_Pos)
 
#define RTC_TSTR_MNT_Msk   (0x7UL << RTC_TSTR_MNT_Pos)
 
#define RTC_TSTR_MNT_0   (0x1UL << RTC_TSTR_MNT_Pos)
 
#define RTC_TSTR_MNT_1   (0x2UL << RTC_TSTR_MNT_Pos)
 
#define RTC_TSTR_MNT_2   (0x4UL << RTC_TSTR_MNT_Pos)
 
#define RTC_TSTR_MNU_Msk   (0xFUL << RTC_TSTR_MNU_Pos)
 
#define RTC_TSTR_MNU_0   (0x1UL << RTC_TSTR_MNU_Pos)
 
#define RTC_TSTR_MNU_1   (0x2UL << RTC_TSTR_MNU_Pos)
 
#define RTC_TSTR_MNU_2   (0x4UL << RTC_TSTR_MNU_Pos)
 
#define RTC_TSTR_MNU_3   (0x8UL << RTC_TSTR_MNU_Pos)
 
#define RTC_TSTR_ST_Msk   (0x7UL << RTC_TSTR_ST_Pos)
 
#define RTC_TSTR_ST_0   (0x1UL << RTC_TSTR_ST_Pos)
 
#define RTC_TSTR_ST_1   (0x2UL << RTC_TSTR_ST_Pos)
 
#define RTC_TSTR_ST_2   (0x4UL << RTC_TSTR_ST_Pos)
 
#define RTC_TSTR_SU_Msk   (0xFUL << RTC_TSTR_SU_Pos)
 
#define RTC_TSTR_SU_0   (0x1UL << RTC_TSTR_SU_Pos)
 
#define RTC_TSTR_SU_1   (0x2UL << RTC_TSTR_SU_Pos)
 
#define RTC_TSTR_SU_2   (0x4UL << RTC_TSTR_SU_Pos)
 
#define RTC_TSTR_SU_3   (0x8UL << RTC_TSTR_SU_Pos)
 
#define RTC_TSDR_WDU_Msk   (0x7UL << RTC_TSDR_WDU_Pos)
 
#define RTC_TSDR_WDU_0   (0x1UL << RTC_TSDR_WDU_Pos)
 
#define RTC_TSDR_WDU_1   (0x2UL << RTC_TSDR_WDU_Pos)
 
#define RTC_TSDR_WDU_2   (0x4UL << RTC_TSDR_WDU_Pos)
 
#define RTC_TSDR_MT_Msk   (0x1UL << RTC_TSDR_MT_Pos)
 
#define RTC_TSDR_MU_Msk   (0xFUL << RTC_TSDR_MU_Pos)
 
#define RTC_TSDR_MU_0   (0x1UL << RTC_TSDR_MU_Pos)
 
#define RTC_TSDR_MU_1   (0x2UL << RTC_TSDR_MU_Pos)
 
#define RTC_TSDR_MU_2   (0x4UL << RTC_TSDR_MU_Pos)
 
#define RTC_TSDR_MU_3   (0x8UL << RTC_TSDR_MU_Pos)
 
#define RTC_TSDR_DT_Msk   (0x3UL << RTC_TSDR_DT_Pos)
 
#define RTC_TSDR_DT_0   (0x1UL << RTC_TSDR_DT_Pos)
 
#define RTC_TSDR_DT_1   (0x2UL << RTC_TSDR_DT_Pos)
 
#define RTC_TSDR_DU_Msk   (0xFUL << RTC_TSDR_DU_Pos)
 
#define RTC_TSDR_DU_0   (0x1UL << RTC_TSDR_DU_Pos)
 
#define RTC_TSDR_DU_1   (0x2UL << RTC_TSDR_DU_Pos)
 
#define RTC_TSDR_DU_2   (0x4UL << RTC_TSDR_DU_Pos)
 
#define RTC_TSDR_DU_3   (0x8UL << RTC_TSDR_DU_Pos)
 
#define RTC_TSSSR_SS_Msk   (0xFFFFUL << RTC_TSSSR_SS_Pos)
 
#define RTC_CALR_CALP_Msk   (0x1UL << RTC_CALR_CALP_Pos)
 
#define RTC_CALR_CALW8_Msk   (0x1UL << RTC_CALR_CALW8_Pos)
 
#define RTC_CALR_CALW16_Msk   (0x1UL << RTC_CALR_CALW16_Pos)
 
#define RTC_CALR_CALM_Msk   (0x1FFUL << RTC_CALR_CALM_Pos)
 
#define RTC_CALR_CALM_0   (0x001UL << RTC_CALR_CALM_Pos)
 
#define RTC_CALR_CALM_1   (0x002UL << RTC_CALR_CALM_Pos)
 
#define RTC_CALR_CALM_2   (0x004UL << RTC_CALR_CALM_Pos)
 
#define RTC_CALR_CALM_3   (0x008UL << RTC_CALR_CALM_Pos)
 
#define RTC_CALR_CALM_4   (0x010UL << RTC_CALR_CALM_Pos)
 
#define RTC_CALR_CALM_5   (0x020UL << RTC_CALR_CALM_Pos)
 
#define RTC_CALR_CALM_6   (0x040UL << RTC_CALR_CALM_Pos)
 
#define RTC_CALR_CALM_7   (0x080UL << RTC_CALR_CALM_Pos)
 
#define RTC_CALR_CALM_8   (0x100UL << RTC_CALR_CALM_Pos)
 
#define RTC_TAMPCR_TAMP3MF_Msk   (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)
 
#define RTC_TAMPCR_TAMP3NOERASE_Msk   (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)
 
#define RTC_TAMPCR_TAMP3IE_Msk   (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)
 
#define RTC_TAMPCR_TAMP2MF_Msk   (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)
 
#define RTC_TAMPCR_TAMP2NOERASE_Msk   (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)
 
#define RTC_TAMPCR_TAMP2IE_Msk   (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)
 
#define RTC_TAMPCR_TAMP1MF_Msk   (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)
 
#define RTC_TAMPCR_TAMP1NOERASE_Msk   (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)
 
#define RTC_TAMPCR_TAMP1IE_Msk   (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)
 
#define RTC_TAMPCR_TAMPPUDIS_Msk   (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)
 
#define RTC_TAMPCR_TAMPPRCH_Msk   (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)
 
#define RTC_TAMPCR_TAMPPRCH_0   (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)
 
#define RTC_TAMPCR_TAMPPRCH_1   (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)
 
#define RTC_TAMPCR_TAMPFLT_Msk   (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)
 
#define RTC_TAMPCR_TAMPFLT_0   (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)
 
#define RTC_TAMPCR_TAMPFLT_1   (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)
 
#define RTC_TAMPCR_TAMPFREQ_Msk   (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)
 
#define RTC_TAMPCR_TAMPFREQ_0   (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)
 
#define RTC_TAMPCR_TAMPFREQ_1   (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)
 
#define RTC_TAMPCR_TAMPFREQ_2   (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)
 
#define RTC_TAMPCR_TAMPTS_Msk   (0x1UL << RTC_TAMPCR_TAMPTS_Pos)
 
#define RTC_TAMPCR_TAMP3TRG_Msk   (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)
 
#define RTC_TAMPCR_TAMP3E_Msk   (0x1UL << RTC_TAMPCR_TAMP3E_Pos)
 
#define RTC_TAMPCR_TAMP2TRG_Msk   (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)
 
#define RTC_TAMPCR_TAMP2E_Msk   (0x1UL << RTC_TAMPCR_TAMP2E_Pos)
 
#define RTC_TAMPCR_TAMPIE_Msk   (0x1UL << RTC_TAMPCR_TAMPIE_Pos)
 
#define RTC_TAMPCR_TAMP1TRG_Msk   (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)
 
#define RTC_TAMPCR_TAMP1E_Msk   (0x1UL << RTC_TAMPCR_TAMP1E_Pos)
 
#define RTC_ALRMASSR_MASKSS_Msk   (0xFUL << RTC_ALRMASSR_MASKSS_Pos)
 
#define RTC_ALRMASSR_MASKSS_0   (0x1UL << RTC_ALRMASSR_MASKSS_Pos)
 
#define RTC_ALRMASSR_MASKSS_1   (0x2UL << RTC_ALRMASSR_MASKSS_Pos)
 
#define RTC_ALRMASSR_MASKSS_2   (0x4UL << RTC_ALRMASSR_MASKSS_Pos)
 
#define RTC_ALRMASSR_MASKSS_3   (0x8UL << RTC_ALRMASSR_MASKSS_Pos)
 
#define RTC_ALRMASSR_SS_Msk   (0x7FFFUL << RTC_ALRMASSR_SS_Pos)
 
#define RTC_ALRMBSSR_MASKSS_Msk   (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)
 
#define RTC_ALRMBSSR_MASKSS_0   (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)
 
#define RTC_ALRMBSSR_MASKSS_1   (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)
 
#define RTC_ALRMBSSR_MASKSS_2   (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)
 
#define RTC_ALRMBSSR_MASKSS_3   (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)
 
#define RTC_ALRMBSSR_SS_Msk   (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)
 
#define RTC_OR_TSINSEL_Msk   (0x3UL << RTC_OR_TSINSEL_Pos)
 
#define RTC_OR_TSINSEL_0   (0x1UL << RTC_OR_TSINSEL_Pos)
 
#define RTC_OR_TSINSEL_1   (0x2UL << RTC_OR_TSINSEL_Pos)
 
#define RTC_OR_ALARMOUTTYPE_Msk   (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)
 
#define RTC_BKP0R_Msk   (0xFFFFFFFFUL << RTC_BKP0R_Pos)
 
#define RTC_BKP1R_Msk   (0xFFFFFFFFUL << RTC_BKP1R_Pos)
 
#define RTC_BKP2R_Msk   (0xFFFFFFFFUL << RTC_BKP2R_Pos)
 
#define RTC_BKP3R_Msk   (0xFFFFFFFFUL << RTC_BKP3R_Pos)
 
#define RTC_BKP4R_Msk   (0xFFFFFFFFUL << RTC_BKP4R_Pos)
 
#define RTC_BKP5R_Msk   (0xFFFFFFFFUL << RTC_BKP5R_Pos)
 
#define RTC_BKP6R_Msk   (0xFFFFFFFFUL << RTC_BKP6R_Pos)
 
#define RTC_BKP7R_Msk   (0xFFFFFFFFUL << RTC_BKP7R_Pos)
 
#define RTC_BKP8R_Msk   (0xFFFFFFFFUL << RTC_BKP8R_Pos)
 
#define RTC_BKP9R_Msk   (0xFFFFFFFFUL << RTC_BKP9R_Pos)
 
#define RTC_BKP10R_Msk   (0xFFFFFFFFUL << RTC_BKP10R_Pos)
 
#define RTC_BKP11R_Msk   (0xFFFFFFFFUL << RTC_BKP11R_Pos)
 
#define RTC_BKP12R_Msk   (0xFFFFFFFFUL << RTC_BKP12R_Pos)
 
#define RTC_BKP13R_Msk   (0xFFFFFFFFUL << RTC_BKP13R_Pos)
 
#define RTC_BKP14R_Msk   (0xFFFFFFFFUL << RTC_BKP14R_Pos)
 
#define RTC_BKP15R_Msk   (0xFFFFFFFFUL << RTC_BKP15R_Pos)
 
#define RTC_BKP16R_Msk   (0xFFFFFFFFUL << RTC_BKP16R_Pos)
 
#define RTC_BKP17R_Msk   (0xFFFFFFFFUL << RTC_BKP17R_Pos)
 
#define RTC_BKP18R_Msk   (0xFFFFFFFFUL << RTC_BKP18R_Pos)
 
#define RTC_BKP19R_Msk   (0xFFFFFFFFUL << RTC_BKP19R_Pos)
 
#define RTC_BKP20R_Msk   (0xFFFFFFFFUL << RTC_BKP20R_Pos)
 
#define RTC_BKP21R_Msk   (0xFFFFFFFFUL << RTC_BKP21R_Pos)
 
#define RTC_BKP22R_Msk   (0xFFFFFFFFUL << RTC_BKP22R_Pos)
 
#define RTC_BKP23R_Msk   (0xFFFFFFFFUL << RTC_BKP23R_Pos)
 
#define RTC_BKP24R_Msk   (0xFFFFFFFFUL << RTC_BKP24R_Pos)
 
#define RTC_BKP25R_Msk   (0xFFFFFFFFUL << RTC_BKP25R_Pos)
 
#define RTC_BKP26R_Msk   (0xFFFFFFFFUL << RTC_BKP26R_Pos)
 
#define RTC_BKP27R_Msk   (0xFFFFFFFFUL << RTC_BKP27R_Pos)
 
#define RTC_BKP28R_Msk   (0xFFFFFFFFUL << RTC_BKP28R_Pos)
 
#define RTC_BKP29R_Msk   (0xFFFFFFFFUL << RTC_BKP29R_Pos)
 
#define RTC_BKP30R_Msk   (0xFFFFFFFFUL << RTC_BKP30R_Pos)
 
#define RTC_BKP31R_Msk   (0xFFFFFFFFUL << RTC_BKP31R_Pos)
 
#define SAI_GCR_SYNCIN_Msk   (0x3UL << SAI_GCR_SYNCIN_Pos)
 
#define SAI_GCR_SYNCIN   SAI_GCR_SYNCIN_Msk
 
#define SAI_GCR_SYNCIN_0   (0x1UL << SAI_GCR_SYNCIN_Pos)
 
#define SAI_GCR_SYNCIN_1   (0x2UL << SAI_GCR_SYNCIN_Pos)
 
#define SAI_GCR_SYNCOUT_Msk   (0x3UL << SAI_GCR_SYNCOUT_Pos)
 
#define SAI_GCR_SYNCOUT   SAI_GCR_SYNCOUT_Msk
 
#define SAI_GCR_SYNCOUT_0   (0x1UL << SAI_GCR_SYNCOUT_Pos)
 
#define SAI_GCR_SYNCOUT_1   (0x2UL << SAI_GCR_SYNCOUT_Pos)
 
#define SAI_xCR1_MODE_Msk   (0x3UL << SAI_xCR1_MODE_Pos)
 
#define SAI_xCR1_MODE   SAI_xCR1_MODE_Msk
 
#define SAI_xCR1_MODE_0   (0x1UL << SAI_xCR1_MODE_Pos)
 
#define SAI_xCR1_MODE_1   (0x2UL << SAI_xCR1_MODE_Pos)
 
#define SAI_xCR1_PRTCFG_Msk   (0x3UL << SAI_xCR1_PRTCFG_Pos)
 
#define SAI_xCR1_PRTCFG   SAI_xCR1_PRTCFG_Msk
 
#define SAI_xCR1_PRTCFG_0   (0x1UL << SAI_xCR1_PRTCFG_Pos)
 
#define SAI_xCR1_PRTCFG_1   (0x2UL << SAI_xCR1_PRTCFG_Pos)
 
#define SAI_xCR1_DS_Msk   (0x7UL << SAI_xCR1_DS_Pos)
 
#define SAI_xCR1_DS   SAI_xCR1_DS_Msk
 
#define SAI_xCR1_DS_0   (0x1UL << SAI_xCR1_DS_Pos)
 
#define SAI_xCR1_DS_1   (0x2UL << SAI_xCR1_DS_Pos)
 
#define SAI_xCR1_DS_2   (0x4UL << SAI_xCR1_DS_Pos)
 
#define SAI_xCR1_LSBFIRST_Msk   (0x1UL << SAI_xCR1_LSBFIRST_Pos)
 
#define SAI_xCR1_LSBFIRST   SAI_xCR1_LSBFIRST_Msk
 
#define SAI_xCR1_CKSTR_Msk   (0x1UL << SAI_xCR1_CKSTR_Pos)
 
#define SAI_xCR1_CKSTR   SAI_xCR1_CKSTR_Msk
 
#define SAI_xCR1_SYNCEN_Msk   (0x3UL << SAI_xCR1_SYNCEN_Pos)
 
#define SAI_xCR1_SYNCEN   SAI_xCR1_SYNCEN_Msk
 
#define SAI_xCR1_SYNCEN_0   (0x1UL << SAI_xCR1_SYNCEN_Pos)
 
#define SAI_xCR1_SYNCEN_1   (0x2UL << SAI_xCR1_SYNCEN_Pos)
 
#define SAI_xCR1_MONO_Msk   (0x1UL << SAI_xCR1_MONO_Pos)
 
#define SAI_xCR1_MONO   SAI_xCR1_MONO_Msk
 
#define SAI_xCR1_OUTDRIV_Msk   (0x1UL << SAI_xCR1_OUTDRIV_Pos)
 
#define SAI_xCR1_OUTDRIV   SAI_xCR1_OUTDRIV_Msk
 
#define SAI_xCR1_SAIEN_Msk   (0x1UL << SAI_xCR1_SAIEN_Pos)
 
#define SAI_xCR1_SAIEN   SAI_xCR1_SAIEN_Msk
 
#define SAI_xCR1_DMAEN_Msk   (0x1UL << SAI_xCR1_DMAEN_Pos)
 
#define SAI_xCR1_DMAEN   SAI_xCR1_DMAEN_Msk
 
#define SAI_xCR1_NODIV_Msk   (0x1UL << SAI_xCR1_NODIV_Pos)
 
#define SAI_xCR1_NODIV   SAI_xCR1_NODIV_Msk
 
#define SAI_xCR1_MCKDIV_Msk   (0xFUL << SAI_xCR1_MCKDIV_Pos)
 
#define SAI_xCR1_MCKDIV   SAI_xCR1_MCKDIV_Msk
 
#define SAI_xCR1_MCKDIV_0   (0x1UL << SAI_xCR1_MCKDIV_Pos)
 
#define SAI_xCR1_MCKDIV_1   (0x2UL << SAI_xCR1_MCKDIV_Pos)
 
#define SAI_xCR1_MCKDIV_2   (0x4UL << SAI_xCR1_MCKDIV_Pos)
 
#define SAI_xCR1_MCKDIV_3   (0x8UL << SAI_xCR1_MCKDIV_Pos)
 
#define SAI_xCR2_FTH_Msk   (0x7UL << SAI_xCR2_FTH_Pos)
 
#define SAI_xCR2_FTH   SAI_xCR2_FTH_Msk
 
#define SAI_xCR2_FTH_0   (0x1UL << SAI_xCR2_FTH_Pos)
 
#define SAI_xCR2_FTH_1   (0x2UL << SAI_xCR2_FTH_Pos)
 
#define SAI_xCR2_FTH_2   (0x4UL << SAI_xCR2_FTH_Pos)
 
#define SAI_xCR2_FFLUSH_Msk   (0x1UL << SAI_xCR2_FFLUSH_Pos)
 
#define SAI_xCR2_FFLUSH   SAI_xCR2_FFLUSH_Msk
 
#define SAI_xCR2_TRIS_Msk   (0x1UL << SAI_xCR2_TRIS_Pos)
 
#define SAI_xCR2_TRIS   SAI_xCR2_TRIS_Msk
 
#define SAI_xCR2_MUTE_Msk   (0x1UL << SAI_xCR2_MUTE_Pos)
 
#define SAI_xCR2_MUTE   SAI_xCR2_MUTE_Msk
 
#define SAI_xCR2_MUTEVAL_Msk   (0x1UL << SAI_xCR2_MUTEVAL_Pos)
 
#define SAI_xCR2_MUTEVAL   SAI_xCR2_MUTEVAL_Msk
 
#define SAI_xCR2_MUTECNT_Msk   (0x3FUL << SAI_xCR2_MUTECNT_Pos)
 
#define SAI_xCR2_MUTECNT   SAI_xCR2_MUTECNT_Msk
 
#define SAI_xCR2_MUTECNT_0   (0x01UL << SAI_xCR2_MUTECNT_Pos)
 
#define SAI_xCR2_MUTECNT_1   (0x02UL << SAI_xCR2_MUTECNT_Pos)
 
#define SAI_xCR2_MUTECNT_2   (0x04UL << SAI_xCR2_MUTECNT_Pos)
 
#define SAI_xCR2_MUTECNT_3   (0x08UL << SAI_xCR2_MUTECNT_Pos)
 
#define SAI_xCR2_MUTECNT_4   (0x10UL << SAI_xCR2_MUTECNT_Pos)
 
#define SAI_xCR2_MUTECNT_5   (0x20UL << SAI_xCR2_MUTECNT_Pos)
 
#define SAI_xCR2_CPL_Msk   (0x1UL << SAI_xCR2_CPL_Pos)
 
#define SAI_xCR2_CPL   SAI_xCR2_CPL_Msk
 
#define SAI_xCR2_COMP_Msk   (0x3UL << SAI_xCR2_COMP_Pos)
 
#define SAI_xCR2_COMP   SAI_xCR2_COMP_Msk
 
#define SAI_xCR2_COMP_0   (0x1UL << SAI_xCR2_COMP_Pos)
 
#define SAI_xCR2_COMP_1   (0x2UL << SAI_xCR2_COMP_Pos)
 
#define SAI_xFRCR_FRL_Msk   (0xFFUL << SAI_xFRCR_FRL_Pos)
 
#define SAI_xFRCR_FRL   SAI_xFRCR_FRL_Msk
 
#define SAI_xFRCR_FRL_0   (0x01UL << SAI_xFRCR_FRL_Pos)
 
#define SAI_xFRCR_FRL_1   (0x02UL << SAI_xFRCR_FRL_Pos)
 
#define SAI_xFRCR_FRL_2   (0x04UL << SAI_xFRCR_FRL_Pos)
 
#define SAI_xFRCR_FRL_3   (0x08UL << SAI_xFRCR_FRL_Pos)
 
#define SAI_xFRCR_FRL_4   (0x10UL << SAI_xFRCR_FRL_Pos)
 
#define SAI_xFRCR_FRL_5   (0x20UL << SAI_xFRCR_FRL_Pos)
 
#define SAI_xFRCR_FRL_6   (0x40UL << SAI_xFRCR_FRL_Pos)
 
#define SAI_xFRCR_FRL_7   (0x80UL << SAI_xFRCR_FRL_Pos)
 
#define SAI_xFRCR_FSALL_Msk   (0x7FUL << SAI_xFRCR_FSALL_Pos)
 
#define SAI_xFRCR_FSALL   SAI_xFRCR_FSALL_Msk
 
#define SAI_xFRCR_FSALL_0   (0x01UL << SAI_xFRCR_FSALL_Pos)
 
#define SAI_xFRCR_FSALL_1   (0x02UL << SAI_xFRCR_FSALL_Pos)
 
#define SAI_xFRCR_FSALL_2   (0x04UL << SAI_xFRCR_FSALL_Pos)
 
#define SAI_xFRCR_FSALL_3   (0x08UL << SAI_xFRCR_FSALL_Pos)
 
#define SAI_xFRCR_FSALL_4   (0x10UL << SAI_xFRCR_FSALL_Pos)
 
#define SAI_xFRCR_FSALL_5   (0x20UL << SAI_xFRCR_FSALL_Pos)
 
#define SAI_xFRCR_FSALL_6   (0x40UL << SAI_xFRCR_FSALL_Pos)
 
#define SAI_xFRCR_FSDEF_Msk   (0x1UL << SAI_xFRCR_FSDEF_Pos)
 
#define SAI_xFRCR_FSDEF   SAI_xFRCR_FSDEF_Msk
 
#define SAI_xFRCR_FSPOL_Msk   (0x1UL << SAI_xFRCR_FSPOL_Pos)
 
#define SAI_xFRCR_FSPOL   SAI_xFRCR_FSPOL_Msk
 
#define SAI_xFRCR_FSOFF_Msk   (0x1UL << SAI_xFRCR_FSOFF_Pos)
 
#define SAI_xFRCR_FSOFF   SAI_xFRCR_FSOFF_Msk
 
#define SAI_xSLOTR_FBOFF_Msk   (0x1FUL << SAI_xSLOTR_FBOFF_Pos)
 
#define SAI_xSLOTR_FBOFF   SAI_xSLOTR_FBOFF_Msk
 
#define SAI_xSLOTR_FBOFF_0   (0x01UL << SAI_xSLOTR_FBOFF_Pos)
 
#define SAI_xSLOTR_FBOFF_1   (0x02UL << SAI_xSLOTR_FBOFF_Pos)
 
#define SAI_xSLOTR_FBOFF_2   (0x04UL << SAI_xSLOTR_FBOFF_Pos)
 
#define SAI_xSLOTR_FBOFF_3   (0x08UL << SAI_xSLOTR_FBOFF_Pos)
 
#define SAI_xSLOTR_FBOFF_4   (0x10UL << SAI_xSLOTR_FBOFF_Pos)
 
#define SAI_xSLOTR_SLOTSZ_Msk   (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)
 
#define SAI_xSLOTR_SLOTSZ   SAI_xSLOTR_SLOTSZ_Msk
 
#define SAI_xSLOTR_SLOTSZ_0   (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)
 
#define SAI_xSLOTR_SLOTSZ_1   (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)
 
#define SAI_xSLOTR_NBSLOT_Msk   (0xFUL << SAI_xSLOTR_NBSLOT_Pos)
 
#define SAI_xSLOTR_NBSLOT   SAI_xSLOTR_NBSLOT_Msk
 
#define SAI_xSLOTR_NBSLOT_0   (0x1UL << SAI_xSLOTR_NBSLOT_Pos)
 
#define SAI_xSLOTR_NBSLOT_1   (0x2UL << SAI_xSLOTR_NBSLOT_Pos)
 
#define SAI_xSLOTR_NBSLOT_2   (0x4UL << SAI_xSLOTR_NBSLOT_Pos)
 
#define SAI_xSLOTR_NBSLOT_3   (0x8UL << SAI_xSLOTR_NBSLOT_Pos)
 
#define SAI_xSLOTR_SLOTEN_Msk   (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)
 
#define SAI_xSLOTR_SLOTEN   SAI_xSLOTR_SLOTEN_Msk
 
#define SAI_xIMR_OVRUDRIE_Msk   (0x1UL << SAI_xIMR_OVRUDRIE_Pos)
 
#define SAI_xIMR_OVRUDRIE   SAI_xIMR_OVRUDRIE_Msk
 
#define SAI_xIMR_MUTEDETIE_Msk   (0x1UL << SAI_xIMR_MUTEDETIE_Pos)
 
#define SAI_xIMR_MUTEDETIE   SAI_xIMR_MUTEDETIE_Msk
 
#define SAI_xIMR_WCKCFGIE_Msk   (0x1UL << SAI_xIMR_WCKCFGIE_Pos)
 
#define SAI_xIMR_WCKCFGIE   SAI_xIMR_WCKCFGIE_Msk
 
#define SAI_xIMR_FREQIE_Msk   (0x1UL << SAI_xIMR_FREQIE_Pos)
 
#define SAI_xIMR_FREQIE   SAI_xIMR_FREQIE_Msk
 
#define SAI_xIMR_CNRDYIE_Msk   (0x1UL << SAI_xIMR_CNRDYIE_Pos)
 
#define SAI_xIMR_CNRDYIE   SAI_xIMR_CNRDYIE_Msk
 
#define SAI_xIMR_AFSDETIE_Msk   (0x1UL << SAI_xIMR_AFSDETIE_Pos)
 
#define SAI_xIMR_AFSDETIE   SAI_xIMR_AFSDETIE_Msk
 
#define SAI_xIMR_LFSDETIE_Msk   (0x1UL << SAI_xIMR_LFSDETIE_Pos)
 
#define SAI_xIMR_LFSDETIE   SAI_xIMR_LFSDETIE_Msk
 
#define SAI_xSR_OVRUDR_Msk   (0x1UL << SAI_xSR_OVRUDR_Pos)
 
#define SAI_xSR_OVRUDR   SAI_xSR_OVRUDR_Msk
 
#define SAI_xSR_MUTEDET_Msk   (0x1UL << SAI_xSR_MUTEDET_Pos)
 
#define SAI_xSR_MUTEDET   SAI_xSR_MUTEDET_Msk
 
#define SAI_xSR_WCKCFG_Msk   (0x1UL << SAI_xSR_WCKCFG_Pos)
 
#define SAI_xSR_WCKCFG   SAI_xSR_WCKCFG_Msk
 
#define SAI_xSR_FREQ_Msk   (0x1UL << SAI_xSR_FREQ_Pos)
 
#define SAI_xSR_FREQ   SAI_xSR_FREQ_Msk
 
#define SAI_xSR_CNRDY_Msk   (0x1UL << SAI_xSR_CNRDY_Pos)
 
#define SAI_xSR_CNRDY   SAI_xSR_CNRDY_Msk
 
#define SAI_xSR_AFSDET_Msk   (0x1UL << SAI_xSR_AFSDET_Pos)
 
#define SAI_xSR_AFSDET   SAI_xSR_AFSDET_Msk
 
#define SAI_xSR_LFSDET_Msk   (0x1UL << SAI_xSR_LFSDET_Pos)
 
#define SAI_xSR_LFSDET   SAI_xSR_LFSDET_Msk
 
#define SAI_xSR_FLVL_Msk   (0x7UL << SAI_xSR_FLVL_Pos)
 
#define SAI_xSR_FLVL   SAI_xSR_FLVL_Msk
 
#define SAI_xSR_FLVL_0   (0x1UL << SAI_xSR_FLVL_Pos)
 
#define SAI_xSR_FLVL_1   (0x2UL << SAI_xSR_FLVL_Pos)
 
#define SAI_xSR_FLVL_2   (0x4UL << SAI_xSR_FLVL_Pos)
 
#define SAI_xCLRFR_COVRUDR_Msk   (0x1UL << SAI_xCLRFR_COVRUDR_Pos)
 
#define SAI_xCLRFR_COVRUDR   SAI_xCLRFR_COVRUDR_Msk
 
#define SAI_xCLRFR_CMUTEDET_Msk   (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)
 
#define SAI_xCLRFR_CMUTEDET   SAI_xCLRFR_CMUTEDET_Msk
 
#define SAI_xCLRFR_CWCKCFG_Msk   (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)
 
#define SAI_xCLRFR_CWCKCFG   SAI_xCLRFR_CWCKCFG_Msk
 
#define SAI_xCLRFR_CFREQ_Msk   (0x1UL << SAI_xCLRFR_CFREQ_Pos)
 
#define SAI_xCLRFR_CFREQ   SAI_xCLRFR_CFREQ_Msk
 
#define SAI_xCLRFR_CCNRDY_Msk   (0x1UL << SAI_xCLRFR_CCNRDY_Pos)
 
#define SAI_xCLRFR_CCNRDY   SAI_xCLRFR_CCNRDY_Msk
 
#define SAI_xCLRFR_CAFSDET_Msk   (0x1UL << SAI_xCLRFR_CAFSDET_Pos)
 
#define SAI_xCLRFR_CAFSDET   SAI_xCLRFR_CAFSDET_Msk
 
#define SAI_xCLRFR_CLFSDET_Msk   (0x1UL << SAI_xCLRFR_CLFSDET_Pos)
 
#define SAI_xCLRFR_CLFSDET   SAI_xCLRFR_CLFSDET_Msk
 
#define SAI_xDR_DATA_Msk   (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)
 
#define SPDIFRX_CR_SPDIFEN_Msk   (0x3UL << SPDIFRX_CR_SPDIFEN_Pos)
 
#define SPDIFRX_CR_SPDIFEN   SPDIFRX_CR_SPDIFEN_Msk
 
#define SPDIFRX_CR_RXDMAEN_Msk   (0x1UL << SPDIFRX_CR_RXDMAEN_Pos)
 
#define SPDIFRX_CR_RXDMAEN   SPDIFRX_CR_RXDMAEN_Msk
 
#define SPDIFRX_CR_RXSTEO_Msk   (0x1UL << SPDIFRX_CR_RXSTEO_Pos)
 
#define SPDIFRX_CR_RXSTEO   SPDIFRX_CR_RXSTEO_Msk
 
#define SPDIFRX_CR_DRFMT_Msk   (0x3UL << SPDIFRX_CR_DRFMT_Pos)
 
#define SPDIFRX_CR_DRFMT   SPDIFRX_CR_DRFMT_Msk
 
#define SPDIFRX_CR_PMSK_Msk   (0x1UL << SPDIFRX_CR_PMSK_Pos)
 
#define SPDIFRX_CR_PMSK   SPDIFRX_CR_PMSK_Msk
 
#define SPDIFRX_CR_VMSK_Msk   (0x1UL << SPDIFRX_CR_VMSK_Pos)
 
#define SPDIFRX_CR_VMSK   SPDIFRX_CR_VMSK_Msk
 
#define SPDIFRX_CR_CUMSK_Msk   (0x1UL << SPDIFRX_CR_CUMSK_Pos)
 
#define SPDIFRX_CR_CUMSK   SPDIFRX_CR_CUMSK_Msk
 
#define SPDIFRX_CR_PTMSK_Msk   (0x1UL << SPDIFRX_CR_PTMSK_Pos)
 
#define SPDIFRX_CR_PTMSK   SPDIFRX_CR_PTMSK_Msk
 
#define SPDIFRX_CR_CBDMAEN_Msk   (0x1UL << SPDIFRX_CR_CBDMAEN_Pos)
 
#define SPDIFRX_CR_CBDMAEN   SPDIFRX_CR_CBDMAEN_Msk
 
#define SPDIFRX_CR_CHSEL_Msk   (0x1UL << SPDIFRX_CR_CHSEL_Pos)
 
#define SPDIFRX_CR_CHSEL   SPDIFRX_CR_CHSEL_Msk
 
#define SPDIFRX_CR_NBTR_Msk   (0x3UL << SPDIFRX_CR_NBTR_Pos)
 
#define SPDIFRX_CR_NBTR   SPDIFRX_CR_NBTR_Msk
 
#define SPDIFRX_CR_WFA_Msk   (0x1UL << SPDIFRX_CR_WFA_Pos)
 
#define SPDIFRX_CR_WFA   SPDIFRX_CR_WFA_Msk
 
#define SPDIFRX_CR_INSEL_Msk   (0x7UL << SPDIFRX_CR_INSEL_Pos)
 
#define SPDIFRX_CR_INSEL   SPDIFRX_CR_INSEL_Msk
 
#define SPDIFRX_IMR_RXNEIE_Msk   (0x1UL << SPDIFRX_IMR_RXNEIE_Pos)
 
#define SPDIFRX_IMR_RXNEIE   SPDIFRX_IMR_RXNEIE_Msk
 
#define SPDIFRX_IMR_CSRNEIE_Msk   (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos)
 
#define SPDIFRX_IMR_CSRNEIE   SPDIFRX_IMR_CSRNEIE_Msk
 
#define SPDIFRX_IMR_PERRIE_Msk   (0x1UL << SPDIFRX_IMR_PERRIE_Pos)
 
#define SPDIFRX_IMR_PERRIE   SPDIFRX_IMR_PERRIE_Msk
 
#define SPDIFRX_IMR_OVRIE_Msk   (0x1UL << SPDIFRX_IMR_OVRIE_Pos)
 
#define SPDIFRX_IMR_OVRIE   SPDIFRX_IMR_OVRIE_Msk
 
#define SPDIFRX_IMR_SBLKIE_Msk   (0x1UL << SPDIFRX_IMR_SBLKIE_Pos)
 
#define SPDIFRX_IMR_SBLKIE   SPDIFRX_IMR_SBLKIE_Msk
 
#define SPDIFRX_IMR_SYNCDIE_Msk   (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos)
 
#define SPDIFRX_IMR_SYNCDIE   SPDIFRX_IMR_SYNCDIE_Msk
 
#define SPDIFRX_IMR_IFEIE_Msk   (0x1UL << SPDIFRX_IMR_IFEIE_Pos)
 
#define SPDIFRX_IMR_IFEIE   SPDIFRX_IMR_IFEIE_Msk
 
#define SPDIFRX_SR_RXNE_Msk   (0x1UL << SPDIFRX_SR_RXNE_Pos)
 
#define SPDIFRX_SR_RXNE   SPDIFRX_SR_RXNE_Msk
 
#define SPDIFRX_SR_CSRNE_Msk   (0x1UL << SPDIFRX_SR_CSRNE_Pos)
 
#define SPDIFRX_SR_CSRNE   SPDIFRX_SR_CSRNE_Msk
 
#define SPDIFRX_SR_PERR_Msk   (0x1UL << SPDIFRX_SR_PERR_Pos)
 
#define SPDIFRX_SR_PERR   SPDIFRX_SR_PERR_Msk
 
#define SPDIFRX_SR_OVR_Msk   (0x1UL << SPDIFRX_SR_OVR_Pos)
 
#define SPDIFRX_SR_OVR   SPDIFRX_SR_OVR_Msk
 
#define SPDIFRX_SR_SBD_Msk   (0x1UL << SPDIFRX_SR_SBD_Pos)
 
#define SPDIFRX_SR_SBD   SPDIFRX_SR_SBD_Msk
 
#define SPDIFRX_SR_SYNCD_Msk   (0x1UL << SPDIFRX_SR_SYNCD_Pos)
 
#define SPDIFRX_SR_SYNCD   SPDIFRX_SR_SYNCD_Msk
 
#define SPDIFRX_SR_FERR_Msk   (0x1UL << SPDIFRX_SR_FERR_Pos)
 
#define SPDIFRX_SR_FERR   SPDIFRX_SR_FERR_Msk
 
#define SPDIFRX_SR_SERR_Msk   (0x1UL << SPDIFRX_SR_SERR_Pos)
 
#define SPDIFRX_SR_SERR   SPDIFRX_SR_SERR_Msk
 
#define SPDIFRX_SR_TERR_Msk   (0x1UL << SPDIFRX_SR_TERR_Pos)
 
#define SPDIFRX_SR_TERR   SPDIFRX_SR_TERR_Msk
 
#define SPDIFRX_SR_WIDTH5_Msk   (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos)
 
#define SPDIFRX_SR_WIDTH5   SPDIFRX_SR_WIDTH5_Msk
 
#define SPDIFRX_IFCR_PERRCF_Msk   (0x1UL << SPDIFRX_IFCR_PERRCF_Pos)
 
#define SPDIFRX_IFCR_PERRCF   SPDIFRX_IFCR_PERRCF_Msk
 
#define SPDIFRX_IFCR_OVRCF_Msk   (0x1UL << SPDIFRX_IFCR_OVRCF_Pos)
 
#define SPDIFRX_IFCR_OVRCF   SPDIFRX_IFCR_OVRCF_Msk
 
#define SPDIFRX_IFCR_SBDCF_Msk   (0x1UL << SPDIFRX_IFCR_SBDCF_Pos)
 
#define SPDIFRX_IFCR_SBDCF   SPDIFRX_IFCR_SBDCF_Msk
 
#define SPDIFRX_IFCR_SYNCDCF_Msk   (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos)
 
#define SPDIFRX_IFCR_SYNCDCF   SPDIFRX_IFCR_SYNCDCF_Msk
 
#define SPDIFRX_DR0_DR_Msk   (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos)
 
#define SPDIFRX_DR0_DR   SPDIFRX_DR0_DR_Msk
 
#define SPDIFRX_DR0_PE_Msk   (0x1UL << SPDIFRX_DR0_PE_Pos)
 
#define SPDIFRX_DR0_PE   SPDIFRX_DR0_PE_Msk
 
#define SPDIFRX_DR0_V_Msk   (0x1UL << SPDIFRX_DR0_V_Pos)
 
#define SPDIFRX_DR0_V   SPDIFRX_DR0_V_Msk
 
#define SPDIFRX_DR0_U_Msk   (0x1UL << SPDIFRX_DR0_U_Pos)
 
#define SPDIFRX_DR0_U   SPDIFRX_DR0_U_Msk
 
#define SPDIFRX_DR0_C_Msk   (0x1UL << SPDIFRX_DR0_C_Pos)
 
#define SPDIFRX_DR0_C   SPDIFRX_DR0_C_Msk
 
#define SPDIFRX_DR0_PT_Msk   (0x3UL << SPDIFRX_DR0_PT_Pos)
 
#define SPDIFRX_DR0_PT   SPDIFRX_DR0_PT_Msk
 
#define SPDIFRX_DR1_DR_Msk   (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos)
 
#define SPDIFRX_DR1_DR   SPDIFRX_DR1_DR_Msk
 
#define SPDIFRX_DR1_PT_Msk   (0x3UL << SPDIFRX_DR1_PT_Pos)
 
#define SPDIFRX_DR1_PT   SPDIFRX_DR1_PT_Msk
 
#define SPDIFRX_DR1_C_Msk   (0x1UL << SPDIFRX_DR1_C_Pos)
 
#define SPDIFRX_DR1_C   SPDIFRX_DR1_C_Msk
 
#define SPDIFRX_DR1_U_Msk   (0x1UL << SPDIFRX_DR1_U_Pos)
 
#define SPDIFRX_DR1_U   SPDIFRX_DR1_U_Msk
 
#define SPDIFRX_DR1_V_Msk   (0x1UL << SPDIFRX_DR1_V_Pos)
 
#define SPDIFRX_DR1_V   SPDIFRX_DR1_V_Msk
 
#define SPDIFRX_DR1_PE_Msk   (0x1UL << SPDIFRX_DR1_PE_Pos)
 
#define SPDIFRX_DR1_PE   SPDIFRX_DR1_PE_Msk
 
#define SPDIFRX_DR1_DRNL1_Msk   (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos)
 
#define SPDIFRX_DR1_DRNL1   SPDIFRX_DR1_DRNL1_Msk
 
#define SPDIFRX_DR1_DRNL2_Msk   (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos)
 
#define SPDIFRX_DR1_DRNL2   SPDIFRX_DR1_DRNL2_Msk
 
#define SPDIFRX_CSR_USR_Msk   (0xFFFFUL << SPDIFRX_CSR_USR_Pos)
 
#define SPDIFRX_CSR_USR   SPDIFRX_CSR_USR_Msk
 
#define SPDIFRX_CSR_CS_Msk   (0xFFUL << SPDIFRX_CSR_CS_Pos)
 
#define SPDIFRX_CSR_CS   SPDIFRX_CSR_CS_Msk
 
#define SPDIFRX_CSR_SOB_Msk   (0x1UL << SPDIFRX_CSR_SOB_Pos)
 
#define SPDIFRX_CSR_SOB   SPDIFRX_CSR_SOB_Msk
 
#define SPDIFRX_DIR_THI_Msk   (0x13FFUL << SPDIFRX_DIR_THI_Pos)
 
#define SPDIFRX_DIR_THI   SPDIFRX_DIR_THI_Msk
 
#define SPDIFRX_DIR_TLO_Msk   (0x1FFFUL << SPDIFRX_DIR_TLO_Pos)
 
#define SPDIFRX_DIR_TLO   SPDIFRX_DIR_TLO_Msk
 
#define SDMMC_POWER_PWRCTRL_Msk   (0x3UL << SDMMC_POWER_PWRCTRL_Pos)
 
#define SDMMC_POWER_PWRCTRL   SDMMC_POWER_PWRCTRL_Msk
 
#define SDMMC_POWER_PWRCTRL_0   (0x1UL << SDMMC_POWER_PWRCTRL_Pos)
 
#define SDMMC_POWER_PWRCTRL_1   (0x2UL << SDMMC_POWER_PWRCTRL_Pos)
 
#define SDMMC_CLKCR_CLKDIV_Msk   (0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)
 
#define SDMMC_CLKCR_CLKDIV   SDMMC_CLKCR_CLKDIV_Msk
 
#define SDMMC_CLKCR_CLKEN_Msk   (0x1UL << SDMMC_CLKCR_CLKEN_Pos)
 
#define SDMMC_CLKCR_CLKEN   SDMMC_CLKCR_CLKEN_Msk
 
#define SDMMC_CLKCR_PWRSAV_Msk   (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)
 
#define SDMMC_CLKCR_PWRSAV   SDMMC_CLKCR_PWRSAV_Msk
 
#define SDMMC_CLKCR_BYPASS_Msk   (0x1UL << SDMMC_CLKCR_BYPASS_Pos)
 
#define SDMMC_CLKCR_BYPASS   SDMMC_CLKCR_BYPASS_Msk
 
#define SDMMC_CLKCR_WIDBUS_Msk   (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)
 
#define SDMMC_CLKCR_WIDBUS   SDMMC_CLKCR_WIDBUS_Msk
 
#define SDMMC_CLKCR_WIDBUS_0   (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)
 
#define SDMMC_CLKCR_WIDBUS_1   (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)
 
#define SDMMC_CLKCR_NEGEDGE_Msk   (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)
 
#define SDMMC_CLKCR_NEGEDGE   SDMMC_CLKCR_NEGEDGE_Msk
 
#define SDMMC_CLKCR_HWFC_EN_Msk   (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)
 
#define SDMMC_CLKCR_HWFC_EN   SDMMC_CLKCR_HWFC_EN_Msk
 
#define SDMMC_ARG_CMDARG_Msk   (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)
 
#define SDMMC_ARG_CMDARG   SDMMC_ARG_CMDARG_Msk
 
#define SDMMC_CMD_CMDINDEX_Msk   (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)
 
#define SDMMC_CMD_CMDINDEX   SDMMC_CMD_CMDINDEX_Msk
 
#define SDMMC_CMD_WAITRESP_Msk   (0x3UL << SDMMC_CMD_WAITRESP_Pos)
 
#define SDMMC_CMD_WAITRESP   SDMMC_CMD_WAITRESP_Msk
 
#define SDMMC_CMD_WAITRESP_0   (0x1UL << SDMMC_CMD_WAITRESP_Pos)
 
#define SDMMC_CMD_WAITRESP_1   (0x2UL << SDMMC_CMD_WAITRESP_Pos)
 
#define SDMMC_CMD_WAITINT_Msk   (0x1UL << SDMMC_CMD_WAITINT_Pos)
 
#define SDMMC_CMD_WAITINT   SDMMC_CMD_WAITINT_Msk
 
#define SDMMC_CMD_WAITPEND_Msk   (0x1UL << SDMMC_CMD_WAITPEND_Pos)
 
#define SDMMC_CMD_WAITPEND   SDMMC_CMD_WAITPEND_Msk
 
#define SDMMC_CMD_CPSMEN_Msk   (0x1UL << SDMMC_CMD_CPSMEN_Pos)
 
#define SDMMC_CMD_CPSMEN   SDMMC_CMD_CPSMEN_Msk
 
#define SDMMC_CMD_SDIOSUSPEND_Msk   (0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)
 
#define SDMMC_CMD_SDIOSUSPEND   SDMMC_CMD_SDIOSUSPEND_Msk
 
#define SDMMC_RESPCMD_RESPCMD_Msk   (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)
 
#define SDMMC_RESPCMD_RESPCMD   SDMMC_RESPCMD_RESPCMD_Msk
 
#define SDMMC_RESP0_CARDSTATUS0_Msk   (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos)
 
#define SDMMC_RESP0_CARDSTATUS0   SDMMC_RESP0_CARDSTATUS0_Msk
 
#define SDMMC_RESP1_CARDSTATUS1_Msk   (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)
 
#define SDMMC_RESP1_CARDSTATUS1   SDMMC_RESP1_CARDSTATUS1_Msk
 
#define SDMMC_RESP2_CARDSTATUS2_Msk   (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)
 
#define SDMMC_RESP2_CARDSTATUS2   SDMMC_RESP2_CARDSTATUS2_Msk
 
#define SDMMC_RESP3_CARDSTATUS3_Msk   (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)
 
#define SDMMC_RESP3_CARDSTATUS3   SDMMC_RESP3_CARDSTATUS3_Msk
 
#define SDMMC_RESP4_CARDSTATUS4_Msk   (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)
 
#define SDMMC_RESP4_CARDSTATUS4   SDMMC_RESP4_CARDSTATUS4_Msk
 
#define SDMMC_DTIMER_DATATIME_Msk   (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)
 
#define SDMMC_DTIMER_DATATIME   SDMMC_DTIMER_DATATIME_Msk
 
#define SDMMC_DLEN_DATALENGTH_Msk   (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)
 
#define SDMMC_DLEN_DATALENGTH   SDMMC_DLEN_DATALENGTH_Msk
 
#define SDMMC_DCTRL_DTEN_Msk   (0x1UL << SDMMC_DCTRL_DTEN_Pos)
 
#define SDMMC_DCTRL_DTEN   SDMMC_DCTRL_DTEN_Msk
 
#define SDMMC_DCTRL_DTDIR_Msk   (0x1UL << SDMMC_DCTRL_DTDIR_Pos)
 
#define SDMMC_DCTRL_DTDIR   SDMMC_DCTRL_DTDIR_Msk
 
#define SDMMC_DCTRL_DTMODE_Msk   (0x1UL << SDMMC_DCTRL_DTMODE_Pos)
 
#define SDMMC_DCTRL_DTMODE   SDMMC_DCTRL_DTMODE_Msk
 
#define SDMMC_DCTRL_DMAEN_Msk   (0x1UL << SDMMC_DCTRL_DMAEN_Pos)
 
#define SDMMC_DCTRL_DMAEN   SDMMC_DCTRL_DMAEN_Msk
 
#define SDMMC_DCTRL_DBLOCKSIZE_Msk   (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
 
#define SDMMC_DCTRL_DBLOCKSIZE   SDMMC_DCTRL_DBLOCKSIZE_Msk
 
#define SDMMC_DCTRL_DBLOCKSIZE_0   (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
 
#define SDMMC_DCTRL_DBLOCKSIZE_1   (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
 
#define SDMMC_DCTRL_DBLOCKSIZE_2   (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
 
#define SDMMC_DCTRL_DBLOCKSIZE_3   (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
 
#define SDMMC_DCTRL_RWSTART_Msk   (0x1UL << SDMMC_DCTRL_RWSTART_Pos)
 
#define SDMMC_DCTRL_RWSTART   SDMMC_DCTRL_RWSTART_Msk
 
#define SDMMC_DCTRL_RWSTOP_Msk   (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)
 
#define SDMMC_DCTRL_RWSTOP   SDMMC_DCTRL_RWSTOP_Msk
 
#define SDMMC_DCTRL_RWMOD_Msk   (0x1UL << SDMMC_DCTRL_RWMOD_Pos)
 
#define SDMMC_DCTRL_RWMOD   SDMMC_DCTRL_RWMOD_Msk
 
#define SDMMC_DCTRL_SDIOEN_Msk   (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)
 
#define SDMMC_DCTRL_SDIOEN   SDMMC_DCTRL_SDIOEN_Msk
 
#define SDMMC_DCOUNT_DATACOUNT_Msk   (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)
 
#define SDMMC_DCOUNT_DATACOUNT   SDMMC_DCOUNT_DATACOUNT_Msk
 
#define SDMMC_STA_CCRCFAIL_Msk   (0x1UL << SDMMC_STA_CCRCFAIL_Pos)
 
#define SDMMC_STA_CCRCFAIL   SDMMC_STA_CCRCFAIL_Msk
 
#define SDMMC_STA_DCRCFAIL_Msk   (0x1UL << SDMMC_STA_DCRCFAIL_Pos)
 
#define SDMMC_STA_DCRCFAIL   SDMMC_STA_DCRCFAIL_Msk
 
#define SDMMC_STA_CTIMEOUT_Msk   (0x1UL << SDMMC_STA_CTIMEOUT_Pos)
 
#define SDMMC_STA_CTIMEOUT   SDMMC_STA_CTIMEOUT_Msk
 
#define SDMMC_STA_DTIMEOUT_Msk   (0x1UL << SDMMC_STA_DTIMEOUT_Pos)
 
#define SDMMC_STA_DTIMEOUT   SDMMC_STA_DTIMEOUT_Msk
 
#define SDMMC_STA_TXUNDERR_Msk   (0x1UL << SDMMC_STA_TXUNDERR_Pos)
 
#define SDMMC_STA_TXUNDERR   SDMMC_STA_TXUNDERR_Msk
 
#define SDMMC_STA_RXOVERR_Msk   (0x1UL << SDMMC_STA_RXOVERR_Pos)
 
#define SDMMC_STA_RXOVERR   SDMMC_STA_RXOVERR_Msk
 
#define SDMMC_STA_CMDREND_Msk   (0x1UL << SDMMC_STA_CMDREND_Pos)
 
#define SDMMC_STA_CMDREND   SDMMC_STA_CMDREND_Msk
 
#define SDMMC_STA_CMDSENT_Msk   (0x1UL << SDMMC_STA_CMDSENT_Pos)
 
#define SDMMC_STA_CMDSENT   SDMMC_STA_CMDSENT_Msk
 
#define SDMMC_STA_DATAEND_Msk   (0x1UL << SDMMC_STA_DATAEND_Pos)
 
#define SDMMC_STA_DATAEND   SDMMC_STA_DATAEND_Msk
 
#define SDMMC_STA_DBCKEND_Msk   (0x1UL << SDMMC_STA_DBCKEND_Pos)
 
#define SDMMC_STA_DBCKEND   SDMMC_STA_DBCKEND_Msk
 
#define SDMMC_STA_CMDACT_Msk   (0x1UL << SDMMC_STA_CMDACT_Pos)
 
#define SDMMC_STA_CMDACT   SDMMC_STA_CMDACT_Msk
 
#define SDMMC_STA_TXACT_Msk   (0x1UL << SDMMC_STA_TXACT_Pos)
 
#define SDMMC_STA_TXACT   SDMMC_STA_TXACT_Msk
 
#define SDMMC_STA_RXACT_Msk   (0x1UL << SDMMC_STA_RXACT_Pos)
 
#define SDMMC_STA_RXACT   SDMMC_STA_RXACT_Msk
 
#define SDMMC_STA_TXFIFOHE_Msk   (0x1UL << SDMMC_STA_TXFIFOHE_Pos)
 
#define SDMMC_STA_TXFIFOHE   SDMMC_STA_TXFIFOHE_Msk
 
#define SDMMC_STA_RXFIFOHF_Msk   (0x1UL << SDMMC_STA_RXFIFOHF_Pos)
 
#define SDMMC_STA_RXFIFOHF   SDMMC_STA_RXFIFOHF_Msk
 
#define SDMMC_STA_TXFIFOF_Msk   (0x1UL << SDMMC_STA_TXFIFOF_Pos)
 
#define SDMMC_STA_TXFIFOF   SDMMC_STA_TXFIFOF_Msk
 
#define SDMMC_STA_RXFIFOF_Msk   (0x1UL << SDMMC_STA_RXFIFOF_Pos)
 
#define SDMMC_STA_RXFIFOF   SDMMC_STA_RXFIFOF_Msk
 
#define SDMMC_STA_TXFIFOE_Msk   (0x1UL << SDMMC_STA_TXFIFOE_Pos)
 
#define SDMMC_STA_TXFIFOE   SDMMC_STA_TXFIFOE_Msk
 
#define SDMMC_STA_RXFIFOE_Msk   (0x1UL << SDMMC_STA_RXFIFOE_Pos)
 
#define SDMMC_STA_RXFIFOE   SDMMC_STA_RXFIFOE_Msk
 
#define SDMMC_STA_TXDAVL_Msk   (0x1UL << SDMMC_STA_TXDAVL_Pos)
 
#define SDMMC_STA_TXDAVL   SDMMC_STA_TXDAVL_Msk
 
#define SDMMC_STA_RXDAVL_Msk   (0x1UL << SDMMC_STA_RXDAVL_Pos)
 
#define SDMMC_STA_RXDAVL   SDMMC_STA_RXDAVL_Msk
 
#define SDMMC_STA_SDIOIT_Msk   (0x1UL << SDMMC_STA_SDIOIT_Pos)
 
#define SDMMC_STA_SDIOIT   SDMMC_STA_SDIOIT_Msk
 
#define SDMMC_ICR_CCRCFAILC_Msk   (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)
 
#define SDMMC_ICR_CCRCFAILC   SDMMC_ICR_CCRCFAILC_Msk
 
#define SDMMC_ICR_DCRCFAILC_Msk   (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)
 
#define SDMMC_ICR_DCRCFAILC   SDMMC_ICR_DCRCFAILC_Msk
 
#define SDMMC_ICR_CTIMEOUTC_Msk   (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)
 
#define SDMMC_ICR_CTIMEOUTC   SDMMC_ICR_CTIMEOUTC_Msk
 
#define SDMMC_ICR_DTIMEOUTC_Msk   (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)
 
#define SDMMC_ICR_DTIMEOUTC   SDMMC_ICR_DTIMEOUTC_Msk
 
#define SDMMC_ICR_TXUNDERRC_Msk   (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)
 
#define SDMMC_ICR_TXUNDERRC   SDMMC_ICR_TXUNDERRC_Msk
 
#define SDMMC_ICR_RXOVERRC_Msk   (0x1UL << SDMMC_ICR_RXOVERRC_Pos)
 
#define SDMMC_ICR_RXOVERRC   SDMMC_ICR_RXOVERRC_Msk
 
#define SDMMC_ICR_CMDRENDC_Msk   (0x1UL << SDMMC_ICR_CMDRENDC_Pos)
 
#define SDMMC_ICR_CMDRENDC   SDMMC_ICR_CMDRENDC_Msk
 
#define SDMMC_ICR_CMDSENTC_Msk   (0x1UL << SDMMC_ICR_CMDSENTC_Pos)
 
#define SDMMC_ICR_CMDSENTC   SDMMC_ICR_CMDSENTC_Msk
 
#define SDMMC_ICR_DATAENDC_Msk   (0x1UL << SDMMC_ICR_DATAENDC_Pos)
 
#define SDMMC_ICR_DATAENDC   SDMMC_ICR_DATAENDC_Msk
 
#define SDMMC_ICR_DBCKENDC_Msk   (0x1UL << SDMMC_ICR_DBCKENDC_Pos)
 
#define SDMMC_ICR_DBCKENDC   SDMMC_ICR_DBCKENDC_Msk
 
#define SDMMC_ICR_SDIOITC_Msk   (0x1UL << SDMMC_ICR_SDIOITC_Pos)
 
#define SDMMC_ICR_SDIOITC   SDMMC_ICR_SDIOITC_Msk
 
#define SDMMC_MASK_CCRCFAILIE_Msk   (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)
 
#define SDMMC_MASK_CCRCFAILIE   SDMMC_MASK_CCRCFAILIE_Msk
 
#define SDMMC_MASK_DCRCFAILIE_Msk   (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)
 
#define SDMMC_MASK_DCRCFAILIE   SDMMC_MASK_DCRCFAILIE_Msk
 
#define SDMMC_MASK_CTIMEOUTIE_Msk   (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)
 
#define SDMMC_MASK_CTIMEOUTIE   SDMMC_MASK_CTIMEOUTIE_Msk
 
#define SDMMC_MASK_DTIMEOUTIE_Msk   (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)
 
#define SDMMC_MASK_DTIMEOUTIE   SDMMC_MASK_DTIMEOUTIE_Msk
 
#define SDMMC_MASK_TXUNDERRIE_Msk   (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)
 
#define SDMMC_MASK_TXUNDERRIE   SDMMC_MASK_TXUNDERRIE_Msk
 
#define SDMMC_MASK_RXOVERRIE_Msk   (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)
 
#define SDMMC_MASK_RXOVERRIE   SDMMC_MASK_RXOVERRIE_Msk
 
#define SDMMC_MASK_CMDRENDIE_Msk   (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)
 
#define SDMMC_MASK_CMDRENDIE   SDMMC_MASK_CMDRENDIE_Msk
 
#define SDMMC_MASK_CMDSENTIE_Msk   (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)
 
#define SDMMC_MASK_CMDSENTIE   SDMMC_MASK_CMDSENTIE_Msk
 
#define SDMMC_MASK_DATAENDIE_Msk   (0x1UL << SDMMC_MASK_DATAENDIE_Pos)
 
#define SDMMC_MASK_DATAENDIE   SDMMC_MASK_DATAENDIE_Msk
 
#define SDMMC_MASK_DBCKENDIE_Msk   (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)
 
#define SDMMC_MASK_DBCKENDIE   SDMMC_MASK_DBCKENDIE_Msk
 
#define SDMMC_MASK_CMDACTIE_Msk   (0x1UL << SDMMC_MASK_CMDACTIE_Pos)
 
#define SDMMC_MASK_CMDACTIE   SDMMC_MASK_CMDACTIE_Msk
 
#define SDMMC_MASK_TXACTIE_Msk   (0x1UL << SDMMC_MASK_TXACTIE_Pos)
 
#define SDMMC_MASK_TXACTIE   SDMMC_MASK_TXACTIE_Msk
 
#define SDMMC_MASK_RXACTIE_Msk   (0x1UL << SDMMC_MASK_RXACTIE_Pos)
 
#define SDMMC_MASK_RXACTIE   SDMMC_MASK_RXACTIE_Msk
 
#define SDMMC_MASK_TXFIFOHEIE_Msk   (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)
 
#define SDMMC_MASK_TXFIFOHEIE   SDMMC_MASK_TXFIFOHEIE_Msk
 
#define SDMMC_MASK_RXFIFOHFIE_Msk   (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)
 
#define SDMMC_MASK_RXFIFOHFIE   SDMMC_MASK_RXFIFOHFIE_Msk
 
#define SDMMC_MASK_TXFIFOFIE_Msk   (0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)
 
#define SDMMC_MASK_TXFIFOFIE   SDMMC_MASK_TXFIFOFIE_Msk
 
#define SDMMC_MASK_RXFIFOFIE_Msk   (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)
 
#define SDMMC_MASK_RXFIFOFIE   SDMMC_MASK_RXFIFOFIE_Msk
 
#define SDMMC_MASK_TXFIFOEIE_Msk   (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)
 
#define SDMMC_MASK_TXFIFOEIE   SDMMC_MASK_TXFIFOEIE_Msk
 
#define SDMMC_MASK_RXFIFOEIE_Msk   (0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)
 
#define SDMMC_MASK_RXFIFOEIE   SDMMC_MASK_RXFIFOEIE_Msk
 
#define SDMMC_MASK_TXDAVLIE_Msk   (0x1UL << SDMMC_MASK_TXDAVLIE_Pos)
 
#define SDMMC_MASK_TXDAVLIE   SDMMC_MASK_TXDAVLIE_Msk
 
#define SDMMC_MASK_RXDAVLIE_Msk   (0x1UL << SDMMC_MASK_RXDAVLIE_Pos)
 
#define SDMMC_MASK_RXDAVLIE   SDMMC_MASK_RXDAVLIE_Msk
 
#define SDMMC_MASK_SDIOITIE_Msk   (0x1UL << SDMMC_MASK_SDIOITIE_Pos)
 
#define SDMMC_MASK_SDIOITIE   SDMMC_MASK_SDIOITIE_Msk
 
#define SDMMC_FIFOCNT_FIFOCOUNT_Msk   (0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos)
 
#define SDMMC_FIFOCNT_FIFOCOUNT   SDMMC_FIFOCNT_FIFOCOUNT_Msk
 
#define SDMMC_FIFO_FIFODATA_Msk   (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)
 
#define SDMMC_FIFO_FIFODATA   SDMMC_FIFO_FIFODATA_Msk
 
#define SPI_CR1_CPHA_Msk   (0x1UL << SPI_CR1_CPHA_Pos)
 
#define SPI_CR1_CPHA   SPI_CR1_CPHA_Msk
 
#define SPI_CR1_CPOL_Msk   (0x1UL << SPI_CR1_CPOL_Pos)
 
#define SPI_CR1_CPOL   SPI_CR1_CPOL_Msk
 
#define SPI_CR1_MSTR_Msk   (0x1UL << SPI_CR1_MSTR_Pos)
 
#define SPI_CR1_MSTR   SPI_CR1_MSTR_Msk
 
#define SPI_CR1_BR_Msk   (0x7UL << SPI_CR1_BR_Pos)
 
#define SPI_CR1_BR   SPI_CR1_BR_Msk
 
#define SPI_CR1_BR_0   (0x1UL << SPI_CR1_BR_Pos)
 
#define SPI_CR1_BR_1   (0x2UL << SPI_CR1_BR_Pos)
 
#define SPI_CR1_BR_2   (0x4UL << SPI_CR1_BR_Pos)
 
#define SPI_CR1_SPE_Msk   (0x1UL << SPI_CR1_SPE_Pos)
 
#define SPI_CR1_SPE   SPI_CR1_SPE_Msk
 
#define SPI_CR1_LSBFIRST_Msk   (0x1UL << SPI_CR1_LSBFIRST_Pos)
 
#define SPI_CR1_LSBFIRST   SPI_CR1_LSBFIRST_Msk
 
#define SPI_CR1_SSI_Msk   (0x1UL << SPI_CR1_SSI_Pos)
 
#define SPI_CR1_SSI   SPI_CR1_SSI_Msk
 
#define SPI_CR1_SSM_Msk   (0x1UL << SPI_CR1_SSM_Pos)
 
#define SPI_CR1_SSM   SPI_CR1_SSM_Msk
 
#define SPI_CR1_RXONLY_Msk   (0x1UL << SPI_CR1_RXONLY_Pos)
 
#define SPI_CR1_RXONLY   SPI_CR1_RXONLY_Msk
 
#define SPI_CR1_CRCL_Msk   (0x1UL << SPI_CR1_CRCL_Pos)
 
#define SPI_CR1_CRCL   SPI_CR1_CRCL_Msk
 
#define SPI_CR1_CRCNEXT_Msk   (0x1UL << SPI_CR1_CRCNEXT_Pos)
 
#define SPI_CR1_CRCNEXT   SPI_CR1_CRCNEXT_Msk
 
#define SPI_CR1_CRCEN_Msk   (0x1UL << SPI_CR1_CRCEN_Pos)
 
#define SPI_CR1_CRCEN   SPI_CR1_CRCEN_Msk
 
#define SPI_CR1_BIDIOE_Msk   (0x1UL << SPI_CR1_BIDIOE_Pos)
 
#define SPI_CR1_BIDIOE   SPI_CR1_BIDIOE_Msk
 
#define SPI_CR1_BIDIMODE_Msk   (0x1UL << SPI_CR1_BIDIMODE_Pos)
 
#define SPI_CR1_BIDIMODE   SPI_CR1_BIDIMODE_Msk
 
#define SPI_CR2_RXDMAEN_Msk   (0x1UL << SPI_CR2_RXDMAEN_Pos)
 
#define SPI_CR2_RXDMAEN   SPI_CR2_RXDMAEN_Msk
 
#define SPI_CR2_TXDMAEN_Msk   (0x1UL << SPI_CR2_TXDMAEN_Pos)
 
#define SPI_CR2_TXDMAEN   SPI_CR2_TXDMAEN_Msk
 
#define SPI_CR2_SSOE_Msk   (0x1UL << SPI_CR2_SSOE_Pos)
 
#define SPI_CR2_SSOE   SPI_CR2_SSOE_Msk
 
#define SPI_CR2_NSSP_Msk   (0x1UL << SPI_CR2_NSSP_Pos)
 
#define SPI_CR2_NSSP   SPI_CR2_NSSP_Msk
 
#define SPI_CR2_FRF_Msk   (0x1UL << SPI_CR2_FRF_Pos)
 
#define SPI_CR2_FRF   SPI_CR2_FRF_Msk
 
#define SPI_CR2_ERRIE_Msk   (0x1UL << SPI_CR2_ERRIE_Pos)
 
#define SPI_CR2_ERRIE   SPI_CR2_ERRIE_Msk
 
#define SPI_CR2_RXNEIE_Msk   (0x1UL << SPI_CR2_RXNEIE_Pos)
 
#define SPI_CR2_RXNEIE   SPI_CR2_RXNEIE_Msk
 
#define SPI_CR2_TXEIE_Msk   (0x1UL << SPI_CR2_TXEIE_Pos)
 
#define SPI_CR2_TXEIE   SPI_CR2_TXEIE_Msk
 
#define SPI_CR2_DS_Msk   (0xFUL << SPI_CR2_DS_Pos)
 
#define SPI_CR2_DS   SPI_CR2_DS_Msk
 
#define SPI_CR2_DS_0   (0x1UL << SPI_CR2_DS_Pos)
 
#define SPI_CR2_DS_1   (0x2UL << SPI_CR2_DS_Pos)
 
#define SPI_CR2_DS_2   (0x4UL << SPI_CR2_DS_Pos)
 
#define SPI_CR2_DS_3   (0x8UL << SPI_CR2_DS_Pos)
 
#define SPI_CR2_FRXTH_Msk   (0x1UL << SPI_CR2_FRXTH_Pos)
 
#define SPI_CR2_FRXTH   SPI_CR2_FRXTH_Msk
 
#define SPI_CR2_LDMARX_Msk   (0x1UL << SPI_CR2_LDMARX_Pos)
 
#define SPI_CR2_LDMARX   SPI_CR2_LDMARX_Msk
 
#define SPI_CR2_LDMATX_Msk   (0x1UL << SPI_CR2_LDMATX_Pos)
 
#define SPI_CR2_LDMATX   SPI_CR2_LDMATX_Msk
 
#define SPI_SR_RXNE_Msk   (0x1UL << SPI_SR_RXNE_Pos)
 
#define SPI_SR_RXNE   SPI_SR_RXNE_Msk
 
#define SPI_SR_TXE_Msk   (0x1UL << SPI_SR_TXE_Pos)
 
#define SPI_SR_TXE   SPI_SR_TXE_Msk
 
#define SPI_SR_CHSIDE_Msk   (0x1UL << SPI_SR_CHSIDE_Pos)
 
#define SPI_SR_CHSIDE   SPI_SR_CHSIDE_Msk
 
#define SPI_SR_UDR_Msk   (0x1UL << SPI_SR_UDR_Pos)
 
#define SPI_SR_UDR   SPI_SR_UDR_Msk
 
#define SPI_SR_CRCERR_Msk   (0x1UL << SPI_SR_CRCERR_Pos)
 
#define SPI_SR_CRCERR   SPI_SR_CRCERR_Msk
 
#define SPI_SR_MODF_Msk   (0x1UL << SPI_SR_MODF_Pos)
 
#define SPI_SR_MODF   SPI_SR_MODF_Msk
 
#define SPI_SR_OVR_Msk   (0x1UL << SPI_SR_OVR_Pos)
 
#define SPI_SR_OVR   SPI_SR_OVR_Msk
 
#define SPI_SR_BSY_Msk   (0x1UL << SPI_SR_BSY_Pos)
 
#define SPI_SR_BSY   SPI_SR_BSY_Msk
 
#define SPI_SR_FRE_Msk   (0x1UL << SPI_SR_FRE_Pos)
 
#define SPI_SR_FRE   SPI_SR_FRE_Msk
 
#define SPI_SR_FRLVL_Msk   (0x3UL << SPI_SR_FRLVL_Pos)
 
#define SPI_SR_FRLVL   SPI_SR_FRLVL_Msk
 
#define SPI_SR_FRLVL_0   (0x1UL << SPI_SR_FRLVL_Pos)
 
#define SPI_SR_FRLVL_1   (0x2UL << SPI_SR_FRLVL_Pos)
 
#define SPI_SR_FTLVL_Msk   (0x3UL << SPI_SR_FTLVL_Pos)
 
#define SPI_SR_FTLVL   SPI_SR_FTLVL_Msk
 
#define SPI_SR_FTLVL_0   (0x1UL << SPI_SR_FTLVL_Pos)
 
#define SPI_SR_FTLVL_1   (0x2UL << SPI_SR_FTLVL_Pos)
 
#define SPI_DR_DR_Msk   (0xFFFFUL << SPI_DR_DR_Pos)
 
#define SPI_DR_DR   SPI_DR_DR_Msk
 
#define SPI_CRCPR_CRCPOLY_Msk   (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)
 
#define SPI_CRCPR_CRCPOLY   SPI_CRCPR_CRCPOLY_Msk
 
#define SPI_RXCRCR_RXCRC_Msk   (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)
 
#define SPI_RXCRCR_RXCRC   SPI_RXCRCR_RXCRC_Msk
 
#define SPI_TXCRCR_TXCRC_Msk   (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)
 
#define SPI_TXCRCR_TXCRC   SPI_TXCRCR_TXCRC_Msk
 
#define SPI_I2SCFGR_CHLEN_Msk   (0x1UL << SPI_I2SCFGR_CHLEN_Pos)
 
#define SPI_I2SCFGR_CHLEN   SPI_I2SCFGR_CHLEN_Msk
 
#define SPI_I2SCFGR_DATLEN_Msk   (0x3UL << SPI_I2SCFGR_DATLEN_Pos)
 
#define SPI_I2SCFGR_DATLEN   SPI_I2SCFGR_DATLEN_Msk
 
#define SPI_I2SCFGR_DATLEN_0   (0x1UL << SPI_I2SCFGR_DATLEN_Pos)
 
#define SPI_I2SCFGR_DATLEN_1   (0x2UL << SPI_I2SCFGR_DATLEN_Pos)
 
#define SPI_I2SCFGR_CKPOL_Msk   (0x1UL << SPI_I2SCFGR_CKPOL_Pos)
 
#define SPI_I2SCFGR_CKPOL   SPI_I2SCFGR_CKPOL_Msk
 
#define SPI_I2SCFGR_I2SSTD_Msk   (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)
 
#define SPI_I2SCFGR_I2SSTD   SPI_I2SCFGR_I2SSTD_Msk
 
#define SPI_I2SCFGR_I2SSTD_0   (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)
 
#define SPI_I2SCFGR_I2SSTD_1   (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)
 
#define SPI_I2SCFGR_PCMSYNC_Msk   (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)
 
#define SPI_I2SCFGR_PCMSYNC   SPI_I2SCFGR_PCMSYNC_Msk
 
#define SPI_I2SCFGR_I2SCFG_Msk   (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)
 
#define SPI_I2SCFGR_I2SCFG   SPI_I2SCFGR_I2SCFG_Msk
 
#define SPI_I2SCFGR_I2SCFG_0   (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)
 
#define SPI_I2SCFGR_I2SCFG_1   (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)
 
#define SPI_I2SCFGR_I2SE_Msk   (0x1UL << SPI_I2SCFGR_I2SE_Pos)
 
#define SPI_I2SCFGR_I2SE   SPI_I2SCFGR_I2SE_Msk
 
#define SPI_I2SCFGR_I2SMOD_Msk   (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)
 
#define SPI_I2SCFGR_I2SMOD   SPI_I2SCFGR_I2SMOD_Msk
 
#define SPI_I2SCFGR_ASTRTEN_Msk   (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)
 
#define SPI_I2SCFGR_ASTRTEN   SPI_I2SCFGR_ASTRTEN_Msk
 
#define SPI_I2SPR_I2SDIV_Msk   (0xFFUL << SPI_I2SPR_I2SDIV_Pos)
 
#define SPI_I2SPR_I2SDIV   SPI_I2SPR_I2SDIV_Msk
 
#define SPI_I2SPR_ODD_Msk   (0x1UL << SPI_I2SPR_ODD_Pos)
 
#define SPI_I2SPR_ODD   SPI_I2SPR_ODD_Msk
 
#define SPI_I2SPR_MCKOE_Msk   (0x1UL << SPI_I2SPR_MCKOE_Pos)
 
#define SPI_I2SPR_MCKOE   SPI_I2SPR_MCKOE_Msk
 
#define SYSCFG_MEMRMP_MEM_BOOT_Msk   (0x1UL << SYSCFG_MEMRMP_MEM_BOOT_Pos)
 
#define SYSCFG_MEMRMP_MEM_BOOT   SYSCFG_MEMRMP_MEM_BOOT_Msk
 
#define SYSCFG_MEMRMP_SWP_FB_Msk   (0x1UL << SYSCFG_MEMRMP_SWP_FB_Pos)
 
#define SYSCFG_MEMRMP_SWP_FB   SYSCFG_MEMRMP_SWP_FB_Msk
 
#define SYSCFG_MEMRMP_SWP_FMC_Msk   (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)
 
#define SYSCFG_MEMRMP_SWP_FMC   SYSCFG_MEMRMP_SWP_FMC_Msk
 
#define SYSCFG_MEMRMP_SWP_FMC_0   (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)
 
#define SYSCFG_MEMRMP_SWP_FMC_1   (0x2UL << SYSCFG_MEMRMP_SWP_FMC_Pos)
 
#define SYSCFG_PMC_I2C1_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)
 
#define SYSCFG_PMC_I2C1_FMP   SYSCFG_PMC_I2C1_FMP_Msk
 
#define SYSCFG_PMC_I2C2_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)
 
#define SYSCFG_PMC_I2C2_FMP   SYSCFG_PMC_I2C2_FMP_Msk
 
#define SYSCFG_PMC_I2C3_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)
 
#define SYSCFG_PMC_I2C3_FMP   SYSCFG_PMC_I2C3_FMP_Msk
 
#define SYSCFG_PMC_I2C4_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C4_FMP_Pos)
 
#define SYSCFG_PMC_I2C4_FMP   SYSCFG_PMC_I2C4_FMP_Msk
 
#define SYSCFG_PMC_I2C_PB6_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)
 
#define SYSCFG_PMC_I2C_PB6_FMP   SYSCFG_PMC_I2C_PB6_FMP_Msk
 
#define SYSCFG_PMC_I2C_PB7_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)
 
#define SYSCFG_PMC_I2C_PB7_FMP   SYSCFG_PMC_I2C_PB7_FMP_Msk
 
#define SYSCFG_PMC_I2C_PB8_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)
 
#define SYSCFG_PMC_I2C_PB8_FMP   SYSCFG_PMC_I2C_PB8_FMP_Msk
 
#define SYSCFG_PMC_I2C_PB9_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)
 
#define SYSCFG_PMC_I2C_PB9_FMP   SYSCFG_PMC_I2C_PB9_FMP_Msk
 
#define SYSCFG_PMC_ADCxDC2_Msk   (0x7UL << SYSCFG_PMC_ADCxDC2_Pos)
 
#define SYSCFG_PMC_ADCxDC2   SYSCFG_PMC_ADCxDC2_Msk
 
#define SYSCFG_PMC_ADC1DC2_Msk   (0x1UL << SYSCFG_PMC_ADC1DC2_Pos)
 
#define SYSCFG_PMC_ADC1DC2   SYSCFG_PMC_ADC1DC2_Msk
 
#define SYSCFG_PMC_ADC2DC2_Msk   (0x1UL << SYSCFG_PMC_ADC2DC2_Pos)
 
#define SYSCFG_PMC_ADC2DC2   SYSCFG_PMC_ADC2DC2_Msk
 
#define SYSCFG_PMC_ADC3DC2_Msk   (0x1UL << SYSCFG_PMC_ADC3DC2_Pos)
 
#define SYSCFG_PMC_ADC3DC2   SYSCFG_PMC_ADC3DC2_Msk
 
#define SYSCFG_PMC_MII_RMII_SEL_Msk   (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)
 
#define SYSCFG_PMC_MII_RMII_SEL   SYSCFG_PMC_MII_RMII_SEL_Msk
 
#define SYSCFG_EXTICR1_EXTI0_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)
 
#define SYSCFG_EXTICR1_EXTI0   SYSCFG_EXTICR1_EXTI0_Msk
 
#define SYSCFG_EXTICR1_EXTI1_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)
 
#define SYSCFG_EXTICR1_EXTI1   SYSCFG_EXTICR1_EXTI1_Msk
 
#define SYSCFG_EXTICR1_EXTI2_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)
 
#define SYSCFG_EXTICR1_EXTI2   SYSCFG_EXTICR1_EXTI2_Msk
 
#define SYSCFG_EXTICR1_EXTI3_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)
 
#define SYSCFG_EXTICR1_EXTI3   SYSCFG_EXTICR1_EXTI3_Msk
 
#define SYSCFG_EXTICR1_EXTI0_PA   0x0000U
 EXTI0 configuration. More...
 
#define SYSCFG_EXTICR1_EXTI0_PB   0x0001U
 
#define SYSCFG_EXTICR1_EXTI0_PC   0x0002U
 
#define SYSCFG_EXTICR1_EXTI0_PD   0x0003U
 
#define SYSCFG_EXTICR1_EXTI0_PE   0x0004U
 
#define SYSCFG_EXTICR1_EXTI0_PF   0x0005U
 
#define SYSCFG_EXTICR1_EXTI0_PG   0x0006U
 
#define SYSCFG_EXTICR1_EXTI0_PH   0x0007U
 
#define SYSCFG_EXTICR1_EXTI0_PI   0x0008U
 
#define SYSCFG_EXTICR1_EXTI0_PJ   0x0009U
 
#define SYSCFG_EXTICR1_EXTI0_PK   0x000AU
 
#define SYSCFG_EXTICR1_EXTI1_PA   0x0000U
 EXTI1 configuration. More...
 
#define SYSCFG_EXTICR1_EXTI1_PB   0x0010U
 
#define SYSCFG_EXTICR1_EXTI1_PC   0x0020U
 
#define SYSCFG_EXTICR1_EXTI1_PD   0x0030U
 
#define SYSCFG_EXTICR1_EXTI1_PE   0x0040U
 
#define SYSCFG_EXTICR1_EXTI1_PF   0x0050U
 
#define SYSCFG_EXTICR1_EXTI1_PG   0x0060U
 
#define SYSCFG_EXTICR1_EXTI1_PH   0x0070U
 
#define SYSCFG_EXTICR1_EXTI1_PI   0x0080U
 
#define SYSCFG_EXTICR1_EXTI1_PJ   0x0090U
 
#define SYSCFG_EXTICR1_EXTI1_PK   0x00A0U
 
#define SYSCFG_EXTICR1_EXTI2_PA   0x0000U
 EXTI2 configuration. More...
 
#define SYSCFG_EXTICR1_EXTI2_PB   0x0100U
 
#define SYSCFG_EXTICR1_EXTI2_PC   0x0200U
 
#define SYSCFG_EXTICR1_EXTI2_PD   0x0300U
 
#define SYSCFG_EXTICR1_EXTI2_PE   0x0400U
 
#define SYSCFG_EXTICR1_EXTI2_PF   0x0500U
 
#define SYSCFG_EXTICR1_EXTI2_PG   0x0600U
 
#define SYSCFG_EXTICR1_EXTI2_PH   0x0700U
 
#define SYSCFG_EXTICR1_EXTI2_PI   0x0800U
 
#define SYSCFG_EXTICR1_EXTI2_PJ   0x0900U
 
#define SYSCFG_EXTICR1_EXTI2_PK   0x0A00U
 
#define SYSCFG_EXTICR1_EXTI3_PA   0x0000U
 EXTI3 configuration. More...
 
#define SYSCFG_EXTICR1_EXTI3_PB   0x1000U
 
#define SYSCFG_EXTICR1_EXTI3_PC   0x2000U
 
#define SYSCFG_EXTICR1_EXTI3_PD   0x3000U
 
#define SYSCFG_EXTICR1_EXTI3_PE   0x4000U
 
#define SYSCFG_EXTICR1_EXTI3_PF   0x5000U
 
#define SYSCFG_EXTICR1_EXTI3_PG   0x6000U
 
#define SYSCFG_EXTICR1_EXTI3_PH   0x7000U
 
#define SYSCFG_EXTICR1_EXTI3_PI   0x8000U
 
#define SYSCFG_EXTICR1_EXTI3_PJ   0x9000U
 
#define SYSCFG_EXTICR1_EXTI3_PK   0xA000U
 
#define SYSCFG_EXTICR2_EXTI4_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)
 
#define SYSCFG_EXTICR2_EXTI4   SYSCFG_EXTICR2_EXTI4_Msk
 
#define SYSCFG_EXTICR2_EXTI5_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)
 
#define SYSCFG_EXTICR2_EXTI5   SYSCFG_EXTICR2_EXTI5_Msk
 
#define SYSCFG_EXTICR2_EXTI6_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)
 
#define SYSCFG_EXTICR2_EXTI6   SYSCFG_EXTICR2_EXTI6_Msk
 
#define SYSCFG_EXTICR2_EXTI7_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)
 
#define SYSCFG_EXTICR2_EXTI7   SYSCFG_EXTICR2_EXTI7_Msk
 
#define SYSCFG_EXTICR2_EXTI4_PA   0x0000U
 EXTI4 configuration. More...
 
#define SYSCFG_EXTICR2_EXTI4_PB   0x0001U
 
#define SYSCFG_EXTICR2_EXTI4_PC   0x0002U
 
#define SYSCFG_EXTICR2_EXTI4_PD   0x0003U
 
#define SYSCFG_EXTICR2_EXTI4_PE   0x0004U
 
#define SYSCFG_EXTICR2_EXTI4_PF   0x0005U
 
#define SYSCFG_EXTICR2_EXTI4_PG   0x0006U
 
#define SYSCFG_EXTICR2_EXTI4_PH   0x0007U
 
#define SYSCFG_EXTICR2_EXTI4_PI   0x0008U
 
#define SYSCFG_EXTICR2_EXTI4_PJ   0x0009U
 
#define SYSCFG_EXTICR2_EXTI4_PK   0x000AU
 
#define SYSCFG_EXTICR2_EXTI5_PA   0x0000U
 EXTI5 configuration. More...
 
#define SYSCFG_EXTICR2_EXTI5_PB   0x0010U
 
#define SYSCFG_EXTICR2_EXTI5_PC   0x0020U
 
#define SYSCFG_EXTICR2_EXTI5_PD   0x0030U
 
#define SYSCFG_EXTICR2_EXTI5_PE   0x0040U
 
#define SYSCFG_EXTICR2_EXTI5_PF   0x0050U
 
#define SYSCFG_EXTICR2_EXTI5_PG   0x0060U
 
#define SYSCFG_EXTICR2_EXTI5_PH   0x0070U
 
#define SYSCFG_EXTICR2_EXTI5_PI   0x0080U
 
#define SYSCFG_EXTICR2_EXTI5_PJ   0x0090U
 
#define SYSCFG_EXTICR2_EXTI5_PK   0x00A0U
 
#define SYSCFG_EXTICR2_EXTI6_PA   0x0000U
 EXTI6 configuration. More...
 
#define SYSCFG_EXTICR2_EXTI6_PB   0x0100U
 
#define SYSCFG_EXTICR2_EXTI6_PC   0x0200U
 
#define SYSCFG_EXTICR2_EXTI6_PD   0x0300U
 
#define SYSCFG_EXTICR2_EXTI6_PE   0x0400U
 
#define SYSCFG_EXTICR2_EXTI6_PF   0x0500U
 
#define SYSCFG_EXTICR2_EXTI6_PG   0x0600U
 
#define SYSCFG_EXTICR2_EXTI6_PH   0x0700U
 
#define SYSCFG_EXTICR2_EXTI6_PI   0x0800U
 
#define SYSCFG_EXTICR2_EXTI6_PJ   0x0900U
 
#define SYSCFG_EXTICR2_EXTI6_PK   0x0A00U
 
#define SYSCFG_EXTICR2_EXTI7_PA   0x0000U
 EXTI7 configuration. More...
 
#define SYSCFG_EXTICR2_EXTI7_PB   0x1000U
 
#define SYSCFG_EXTICR2_EXTI7_PC   0x2000U
 
#define SYSCFG_EXTICR2_EXTI7_PD   0x3000U
 
#define SYSCFG_EXTICR2_EXTI7_PE   0x4000U
 
#define SYSCFG_EXTICR2_EXTI7_PF   0x5000U
 
#define SYSCFG_EXTICR2_EXTI7_PG   0x6000U
 
#define SYSCFG_EXTICR2_EXTI7_PH   0x7000U
 
#define SYSCFG_EXTICR2_EXTI7_PI   0x8000U
 
#define SYSCFG_EXTICR2_EXTI7_PJ   0x9000U
 
#define SYSCFG_EXTICR2_EXTI7_PK   0xA000U
 
#define SYSCFG_EXTICR3_EXTI8_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)
 
#define SYSCFG_EXTICR3_EXTI8   SYSCFG_EXTICR3_EXTI8_Msk
 
#define SYSCFG_EXTICR3_EXTI9_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)
 
#define SYSCFG_EXTICR3_EXTI9   SYSCFG_EXTICR3_EXTI9_Msk
 
#define SYSCFG_EXTICR3_EXTI10_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)
 
#define SYSCFG_EXTICR3_EXTI10   SYSCFG_EXTICR3_EXTI10_Msk
 
#define SYSCFG_EXTICR3_EXTI11_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)
 
#define SYSCFG_EXTICR3_EXTI11   SYSCFG_EXTICR3_EXTI11_Msk
 
#define SYSCFG_EXTICR3_EXTI8_PA   0x0000U
 EXTI8 configuration. More...
 
#define SYSCFG_EXTICR3_EXTI8_PB   0x0001U
 
#define SYSCFG_EXTICR3_EXTI8_PC   0x0002U
 
#define SYSCFG_EXTICR3_EXTI8_PD   0x0003U
 
#define SYSCFG_EXTICR3_EXTI8_PE   0x0004U
 
#define SYSCFG_EXTICR3_EXTI8_PF   0x0005U
 
#define SYSCFG_EXTICR3_EXTI8_PG   0x0006U
 
#define SYSCFG_EXTICR3_EXTI8_PH   0x0007U
 
#define SYSCFG_EXTICR3_EXTI8_PI   0x0008U
 
#define SYSCFG_EXTICR3_EXTI8_PJ   0x0009U
 
#define SYSCFG_EXTICR3_EXTI9_PA   0x0000U
 EXTI9 configuration. More...
 
#define SYSCFG_EXTICR3_EXTI9_PB   0x0010U
 
#define SYSCFG_EXTICR3_EXTI9_PC   0x0020U
 
#define SYSCFG_EXTICR3_EXTI9_PD   0x0030U
 
#define SYSCFG_EXTICR3_EXTI9_PE   0x0040U
 
#define SYSCFG_EXTICR3_EXTI9_PF   0x0050U
 
#define SYSCFG_EXTICR3_EXTI9_PG   0x0060U
 
#define SYSCFG_EXTICR3_EXTI9_PH   0x0070U
 
#define SYSCFG_EXTICR3_EXTI9_PI   0x0080U
 
#define SYSCFG_EXTICR3_EXTI9_PJ   0x0090U
 
#define SYSCFG_EXTICR3_EXTI10_PA   0x0000U
 EXTI10 configuration. More...
 
#define SYSCFG_EXTICR3_EXTI10_PB   0x0100U
 
#define SYSCFG_EXTICR3_EXTI10_PC   0x0200U
 
#define SYSCFG_EXTICR3_EXTI10_PD   0x0300U
 
#define SYSCFG_EXTICR3_EXTI10_PE   0x0400U
 
#define SYSCFG_EXTICR3_EXTI10_PF   0x0500U
 
#define SYSCFG_EXTICR3_EXTI10_PG   0x0600U
 
#define SYSCFG_EXTICR3_EXTI10_PH   0x0700U
 
#define SYSCFG_EXTICR3_EXTI10_PI   0x0800U
 
#define SYSCFG_EXTICR3_EXTI10_PJ   0x0900U
 
#define SYSCFG_EXTICR3_EXTI11_PA   0x0000U
 EXTI11 configuration. More...
 
#define SYSCFG_EXTICR3_EXTI11_PB   0x1000U
 
#define SYSCFG_EXTICR3_EXTI11_PC   0x2000U
 
#define SYSCFG_EXTICR3_EXTI11_PD   0x3000U
 
#define SYSCFG_EXTICR3_EXTI11_PE   0x4000U
 
#define SYSCFG_EXTICR3_EXTI11_PF   0x5000U
 
#define SYSCFG_EXTICR3_EXTI11_PG   0x6000U
 
#define SYSCFG_EXTICR3_EXTI11_PH   0x7000U
 
#define SYSCFG_EXTICR3_EXTI11_PI   0x8000U
 
#define SYSCFG_EXTICR3_EXTI11_PJ   0x9000U
 
#define SYSCFG_EXTICR4_EXTI12_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)
 
#define SYSCFG_EXTICR4_EXTI12   SYSCFG_EXTICR4_EXTI12_Msk
 
#define SYSCFG_EXTICR4_EXTI13_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)
 
#define SYSCFG_EXTICR4_EXTI13   SYSCFG_EXTICR4_EXTI13_Msk
 
#define SYSCFG_EXTICR4_EXTI14_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)
 
#define SYSCFG_EXTICR4_EXTI14   SYSCFG_EXTICR4_EXTI14_Msk
 
#define SYSCFG_EXTICR4_EXTI15_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)
 
#define SYSCFG_EXTICR4_EXTI15   SYSCFG_EXTICR4_EXTI15_Msk
 
#define SYSCFG_EXTICR4_EXTI12_PA   0x0000U
 EXTI12 configuration. More...
 
#define SYSCFG_EXTICR4_EXTI12_PB   0x0001U
 
#define SYSCFG_EXTICR4_EXTI12_PC   0x0002U
 
#define SYSCFG_EXTICR4_EXTI12_PD   0x0003U
 
#define SYSCFG_EXTICR4_EXTI12_PE   0x0004U
 
#define SYSCFG_EXTICR4_EXTI12_PF   0x0005U
 
#define SYSCFG_EXTICR4_EXTI12_PG   0x0006U
 
#define SYSCFG_EXTICR4_EXTI12_PH   0x0007U
 
#define SYSCFG_EXTICR4_EXTI12_PI   0x0008U
 
#define SYSCFG_EXTICR4_EXTI12_PJ   0x0009U
 
#define SYSCFG_EXTICR4_EXTI13_PA   0x0000U
 EXTI13 configuration. More...
 
#define SYSCFG_EXTICR4_EXTI13_PB   0x0010U
 
#define SYSCFG_EXTICR4_EXTI13_PC   0x0020U
 
#define SYSCFG_EXTICR4_EXTI13_PD   0x0030U
 
#define SYSCFG_EXTICR4_EXTI13_PE   0x0040U
 
#define SYSCFG_EXTICR4_EXTI13_PF   0x0050U
 
#define SYSCFG_EXTICR4_EXTI13_PG   0x0060U
 
#define SYSCFG_EXTICR4_EXTI13_PH   0x0070U
 
#define SYSCFG_EXTICR4_EXTI13_PI   0x0080U
 
#define SYSCFG_EXTICR4_EXTI13_PJ   0x0090U
 
#define SYSCFG_EXTICR4_EXTI14_PA   0x0000U
 EXTI14 configuration. More...
 
#define SYSCFG_EXTICR4_EXTI14_PB   0x0100U
 
#define SYSCFG_EXTICR4_EXTI14_PC   0x0200U
 
#define SYSCFG_EXTICR4_EXTI14_PD   0x0300U
 
#define SYSCFG_EXTICR4_EXTI14_PE   0x0400U
 
#define SYSCFG_EXTICR4_EXTI14_PF   0x0500U
 
#define SYSCFG_EXTICR4_EXTI14_PG   0x0600U
 
#define SYSCFG_EXTICR4_EXTI14_PH   0x0700U
 
#define SYSCFG_EXTICR4_EXTI14_PI   0x0800U
 
#define SYSCFG_EXTICR4_EXTI14_PJ   0x0900U
 
#define SYSCFG_EXTICR4_EXTI15_PA   0x0000U
 EXTI15 configuration. More...
 
#define SYSCFG_EXTICR4_EXTI15_PB   0x1000U
 
#define SYSCFG_EXTICR4_EXTI15_PC   0x2000U
 
#define SYSCFG_EXTICR4_EXTI15_PD   0x3000U
 
#define SYSCFG_EXTICR4_EXTI15_PE   0x4000U
 
#define SYSCFG_EXTICR4_EXTI15_PF   0x5000U
 
#define SYSCFG_EXTICR4_EXTI15_PG   0x6000U
 
#define SYSCFG_EXTICR4_EXTI15_PH   0x7000U
 
#define SYSCFG_EXTICR4_EXTI15_PI   0x8000U
 
#define SYSCFG_EXTICR4_EXTI15_PJ   0x9000U
 
#define SYSCFG_CBR_CLL_Msk   (0x1UL << SYSCFG_CBR_CLL_Pos)
 
#define SYSCFG_CBR_CLL   SYSCFG_CBR_CLL_Msk
 
#define SYSCFG_CBR_PVDL_Msk   (0x1UL << SYSCFG_CBR_PVDL_Pos)
 
#define SYSCFG_CBR_PVDL   SYSCFG_CBR_PVDL_Msk
 
#define SYSCFG_CMPCR_CMP_PD_Msk   (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)
 
#define SYSCFG_CMPCR_CMP_PD   SYSCFG_CMPCR_CMP_PD_Msk
 
#define SYSCFG_CMPCR_READY_Msk   (0x1UL << SYSCFG_CMPCR_READY_Pos)
 
#define SYSCFG_CMPCR_READY   SYSCFG_CMPCR_READY_Msk
 
#define TIM_BREAK_INPUT_SUPPORT
 
#define TIM_CR1_CEN_Msk   (0x1UL << TIM_CR1_CEN_Pos)
 
#define TIM_CR1_CEN   TIM_CR1_CEN_Msk
 
#define TIM_CR1_UDIS_Msk   (0x1UL << TIM_CR1_UDIS_Pos)
 
#define TIM_CR1_UDIS   TIM_CR1_UDIS_Msk
 
#define TIM_CR1_URS_Msk   (0x1UL << TIM_CR1_URS_Pos)
 
#define TIM_CR1_URS   TIM_CR1_URS_Msk
 
#define TIM_CR1_OPM_Msk   (0x1UL << TIM_CR1_OPM_Pos)
 
#define TIM_CR1_OPM   TIM_CR1_OPM_Msk
 
#define TIM_CR1_DIR_Msk   (0x1UL << TIM_CR1_DIR_Pos)
 
#define TIM_CR1_DIR   TIM_CR1_DIR_Msk
 
#define TIM_CR1_CMS_Msk   (0x3UL << TIM_CR1_CMS_Pos)
 
#define TIM_CR1_CMS   TIM_CR1_CMS_Msk
 
#define TIM_CR1_CMS_0   (0x1UL << TIM_CR1_CMS_Pos)
 
#define TIM_CR1_CMS_1   (0x2UL << TIM_CR1_CMS_Pos)
 
#define TIM_CR1_ARPE_Msk   (0x1UL << TIM_CR1_ARPE_Pos)
 
#define TIM_CR1_ARPE   TIM_CR1_ARPE_Msk
 
#define TIM_CR1_CKD_Msk   (0x3UL << TIM_CR1_CKD_Pos)
 
#define TIM_CR1_CKD   TIM_CR1_CKD_Msk
 
#define TIM_CR1_CKD_0   (0x1UL << TIM_CR1_CKD_Pos)
 
#define TIM_CR1_CKD_1   (0x2UL << TIM_CR1_CKD_Pos)
 
#define TIM_CR1_UIFREMAP_Msk   (0x1UL << TIM_CR1_UIFREMAP_Pos)
 
#define TIM_CR1_UIFREMAP   TIM_CR1_UIFREMAP_Msk
 
#define TIM_CR2_CCPC_Msk   (0x1UL << TIM_CR2_CCPC_Pos)
 
#define TIM_CR2_CCPC   TIM_CR2_CCPC_Msk
 
#define TIM_CR2_CCUS_Msk   (0x1UL << TIM_CR2_CCUS_Pos)
 
#define TIM_CR2_CCUS   TIM_CR2_CCUS_Msk
 
#define TIM_CR2_CCDS_Msk   (0x1UL << TIM_CR2_CCDS_Pos)
 
#define TIM_CR2_CCDS   TIM_CR2_CCDS_Msk
 
#define TIM_CR2_OIS5_Msk   (0x1UL << TIM_CR2_OIS5_Pos)
 
#define TIM_CR2_OIS5   TIM_CR2_OIS5_Msk
 
#define TIM_CR2_OIS6_Msk   (0x1UL << TIM_CR2_OIS6_Pos)
 
#define TIM_CR2_OIS6   TIM_CR2_OIS6_Msk
 
#define TIM_CR2_MMS_Msk   (0x7UL << TIM_CR2_MMS_Pos)
 
#define TIM_CR2_MMS   TIM_CR2_MMS_Msk
 
#define TIM_CR2_MMS_0   (0x1UL << TIM_CR2_MMS_Pos)
 
#define TIM_CR2_MMS_1   (0x2UL << TIM_CR2_MMS_Pos)
 
#define TIM_CR2_MMS_2   (0x4UL << TIM_CR2_MMS_Pos)
 
#define TIM_CR2_MMS2_Msk   (0xFUL << TIM_CR2_MMS2_Pos)
 
#define TIM_CR2_MMS2   TIM_CR2_MMS2_Msk
 
#define TIM_CR2_MMS2_0   (0x1UL << TIM_CR2_MMS2_Pos)
 
#define TIM_CR2_MMS2_1   (0x2UL << TIM_CR2_MMS2_Pos)
 
#define TIM_CR2_MMS2_2   (0x4UL << TIM_CR2_MMS2_Pos)
 
#define TIM_CR2_MMS2_3   (0x8UL << TIM_CR2_MMS2_Pos)
 
#define TIM_CR2_TI1S_Msk   (0x1UL << TIM_CR2_TI1S_Pos)
 
#define TIM_CR2_TI1S   TIM_CR2_TI1S_Msk
 
#define TIM_CR2_OIS1_Msk   (0x1UL << TIM_CR2_OIS1_Pos)
 
#define TIM_CR2_OIS1   TIM_CR2_OIS1_Msk
 
#define TIM_CR2_OIS1N_Msk   (0x1UL << TIM_CR2_OIS1N_Pos)
 
#define TIM_CR2_OIS1N   TIM_CR2_OIS1N_Msk
 
#define TIM_CR2_OIS2_Msk   (0x1UL << TIM_CR2_OIS2_Pos)
 
#define TIM_CR2_OIS2   TIM_CR2_OIS2_Msk
 
#define TIM_CR2_OIS2N_Msk   (0x1UL << TIM_CR2_OIS2N_Pos)
 
#define TIM_CR2_OIS2N   TIM_CR2_OIS2N_Msk
 
#define TIM_CR2_OIS3_Msk   (0x1UL << TIM_CR2_OIS3_Pos)
 
#define TIM_CR2_OIS3   TIM_CR2_OIS3_Msk
 
#define TIM_CR2_OIS3N_Msk   (0x1UL << TIM_CR2_OIS3N_Pos)
 
#define TIM_CR2_OIS3N   TIM_CR2_OIS3N_Msk
 
#define TIM_CR2_OIS4_Msk   (0x1UL << TIM_CR2_OIS4_Pos)
 
#define TIM_CR2_OIS4   TIM_CR2_OIS4_Msk
 
#define TIM_SMCR_SMS_Msk   (0x10007UL << TIM_SMCR_SMS_Pos)
 
#define TIM_SMCR_SMS   TIM_SMCR_SMS_Msk
 
#define TIM_SMCR_SMS_0   (0x00001UL << TIM_SMCR_SMS_Pos)
 
#define TIM_SMCR_SMS_1   (0x00002UL << TIM_SMCR_SMS_Pos)
 
#define TIM_SMCR_SMS_2   (0x00004UL << TIM_SMCR_SMS_Pos)
 
#define TIM_SMCR_SMS_3   (0x10000UL << TIM_SMCR_SMS_Pos)
 
#define TIM_SMCR_TS_Msk   (0x7UL << TIM_SMCR_TS_Pos)
 
#define TIM_SMCR_TS   TIM_SMCR_TS_Msk
 
#define TIM_SMCR_TS_0   (0x1UL << TIM_SMCR_TS_Pos)
 
#define TIM_SMCR_TS_1   (0x2UL << TIM_SMCR_TS_Pos)
 
#define TIM_SMCR_TS_2   (0x4UL << TIM_SMCR_TS_Pos)
 
#define TIM_SMCR_MSM_Msk   (0x1UL << TIM_SMCR_MSM_Pos)
 
#define TIM_SMCR_MSM   TIM_SMCR_MSM_Msk
 
#define TIM_SMCR_ETF_Msk   (0xFUL << TIM_SMCR_ETF_Pos)
 
#define TIM_SMCR_ETF   TIM_SMCR_ETF_Msk
 
#define TIM_SMCR_ETF_0   (0x1UL << TIM_SMCR_ETF_Pos)
 
#define TIM_SMCR_ETF_1   (0x2UL << TIM_SMCR_ETF_Pos)
 
#define TIM_SMCR_ETF_2   (0x4UL << TIM_SMCR_ETF_Pos)
 
#define TIM_SMCR_ETF_3   (0x8UL << TIM_SMCR_ETF_Pos)
 
#define TIM_SMCR_ETPS_Msk   (0x3UL << TIM_SMCR_ETPS_Pos)
 
#define TIM_SMCR_ETPS   TIM_SMCR_ETPS_Msk
 
#define TIM_SMCR_ETPS_0   (0x1UL << TIM_SMCR_ETPS_Pos)
 
#define TIM_SMCR_ETPS_1   (0x2UL << TIM_SMCR_ETPS_Pos)
 
#define TIM_SMCR_ECE_Msk   (0x1UL << TIM_SMCR_ECE_Pos)
 
#define TIM_SMCR_ECE   TIM_SMCR_ECE_Msk
 
#define TIM_SMCR_ETP_Msk   (0x1UL << TIM_SMCR_ETP_Pos)
 
#define TIM_SMCR_ETP   TIM_SMCR_ETP_Msk
 
#define TIM_DIER_UIE_Msk   (0x1UL << TIM_DIER_UIE_Pos)
 
#define TIM_DIER_UIE   TIM_DIER_UIE_Msk
 
#define TIM_DIER_CC1IE_Msk   (0x1UL << TIM_DIER_CC1IE_Pos)
 
#define TIM_DIER_CC1IE   TIM_DIER_CC1IE_Msk
 
#define TIM_DIER_CC2IE_Msk   (0x1UL << TIM_DIER_CC2IE_Pos)
 
#define TIM_DIER_CC2IE   TIM_DIER_CC2IE_Msk
 
#define TIM_DIER_CC3IE_Msk   (0x1UL << TIM_DIER_CC3IE_Pos)
 
#define TIM_DIER_CC3IE   TIM_DIER_CC3IE_Msk
 
#define TIM_DIER_CC4IE_Msk   (0x1UL << TIM_DIER_CC4IE_Pos)
 
#define TIM_DIER_CC4IE   TIM_DIER_CC4IE_Msk
 
#define TIM_DIER_COMIE_Msk   (0x1UL << TIM_DIER_COMIE_Pos)
 
#define TIM_DIER_COMIE   TIM_DIER_COMIE_Msk
 
#define TIM_DIER_TIE_Msk   (0x1UL << TIM_DIER_TIE_Pos)
 
#define TIM_DIER_TIE   TIM_DIER_TIE_Msk
 
#define TIM_DIER_BIE_Msk   (0x1UL << TIM_DIER_BIE_Pos)
 
#define TIM_DIER_BIE   TIM_DIER_BIE_Msk
 
#define TIM_DIER_UDE_Msk   (0x1UL << TIM_DIER_UDE_Pos)
 
#define TIM_DIER_UDE   TIM_DIER_UDE_Msk
 
#define TIM_DIER_CC1DE_Msk   (0x1UL << TIM_DIER_CC1DE_Pos)
 
#define TIM_DIER_CC1DE   TIM_DIER_CC1DE_Msk
 
#define TIM_DIER_CC2DE_Msk   (0x1UL << TIM_DIER_CC2DE_Pos)
 
#define TIM_DIER_CC2DE   TIM_DIER_CC2DE_Msk
 
#define TIM_DIER_CC3DE_Msk   (0x1UL << TIM_DIER_CC3DE_Pos)
 
#define TIM_DIER_CC3DE   TIM_DIER_CC3DE_Msk
 
#define TIM_DIER_CC4DE_Msk   (0x1UL << TIM_DIER_CC4DE_Pos)
 
#define TIM_DIER_CC4DE   TIM_DIER_CC4DE_Msk
 
#define TIM_DIER_COMDE_Msk   (0x1UL << TIM_DIER_COMDE_Pos)
 
#define TIM_DIER_COMDE   TIM_DIER_COMDE_Msk
 
#define TIM_DIER_TDE_Msk   (0x1UL << TIM_DIER_TDE_Pos)
 
#define TIM_DIER_TDE   TIM_DIER_TDE_Msk
 
#define TIM_SR_UIF_Msk   (0x1UL << TIM_SR_UIF_Pos)
 
#define TIM_SR_UIF   TIM_SR_UIF_Msk
 
#define TIM_SR_CC1IF_Msk   (0x1UL << TIM_SR_CC1IF_Pos)
 
#define TIM_SR_CC1IF   TIM_SR_CC1IF_Msk
 
#define TIM_SR_CC2IF_Msk   (0x1UL << TIM_SR_CC2IF_Pos)
 
#define TIM_SR_CC2IF   TIM_SR_CC2IF_Msk
 
#define TIM_SR_CC3IF_Msk   (0x1UL << TIM_SR_CC3IF_Pos)
 
#define TIM_SR_CC3IF   TIM_SR_CC3IF_Msk
 
#define TIM_SR_CC4IF_Msk   (0x1UL << TIM_SR_CC4IF_Pos)
 
#define TIM_SR_CC4IF   TIM_SR_CC4IF_Msk
 
#define TIM_SR_COMIF_Msk   (0x1UL << TIM_SR_COMIF_Pos)
 
#define TIM_SR_COMIF   TIM_SR_COMIF_Msk
 
#define TIM_SR_TIF_Msk   (0x1UL << TIM_SR_TIF_Pos)
 
#define TIM_SR_TIF   TIM_SR_TIF_Msk
 
#define TIM_SR_BIF_Msk   (0x1UL << TIM_SR_BIF_Pos)
 
#define TIM_SR_BIF   TIM_SR_BIF_Msk
 
#define TIM_SR_B2IF_Msk   (0x1UL << TIM_SR_B2IF_Pos)
 
#define TIM_SR_B2IF   TIM_SR_B2IF_Msk
 
#define TIM_SR_CC1OF_Msk   (0x1UL << TIM_SR_CC1OF_Pos)
 
#define TIM_SR_CC1OF   TIM_SR_CC1OF_Msk
 
#define TIM_SR_CC2OF_Msk   (0x1UL << TIM_SR_CC2OF_Pos)
 
#define TIM_SR_CC2OF   TIM_SR_CC2OF_Msk
 
#define TIM_SR_CC3OF_Msk   (0x1UL << TIM_SR_CC3OF_Pos)
 
#define TIM_SR_CC3OF   TIM_SR_CC3OF_Msk
 
#define TIM_SR_CC4OF_Msk   (0x1UL << TIM_SR_CC4OF_Pos)
 
#define TIM_SR_CC4OF   TIM_SR_CC4OF_Msk
 
#define TIM_SR_SBIF_Msk   (0x1UL << TIM_SR_SBIF_Pos)
 
#define TIM_SR_SBIF   TIM_SR_SBIF_Msk
 
#define TIM_SR_CC5IF_Msk   (0x1UL << TIM_SR_CC5IF_Pos)
 
#define TIM_SR_CC5IF   TIM_SR_CC5IF_Msk
 
#define TIM_SR_CC6IF_Msk   (0x1UL << TIM_SR_CC6IF_Pos)
 
#define TIM_SR_CC6IF   TIM_SR_CC6IF_Msk
 
#define TIM_EGR_UG_Msk   (0x1UL << TIM_EGR_UG_Pos)
 
#define TIM_EGR_UG   TIM_EGR_UG_Msk
 
#define TIM_EGR_CC1G_Msk   (0x1UL << TIM_EGR_CC1G_Pos)
 
#define TIM_EGR_CC1G   TIM_EGR_CC1G_Msk
 
#define TIM_EGR_CC2G_Msk   (0x1UL << TIM_EGR_CC2G_Pos)
 
#define TIM_EGR_CC2G   TIM_EGR_CC2G_Msk
 
#define TIM_EGR_CC3G_Msk   (0x1UL << TIM_EGR_CC3G_Pos)
 
#define TIM_EGR_CC3G   TIM_EGR_CC3G_Msk
 
#define TIM_EGR_CC4G_Msk   (0x1UL << TIM_EGR_CC4G_Pos)
 
#define TIM_EGR_CC4G   TIM_EGR_CC4G_Msk
 
#define TIM_EGR_COMG_Msk   (0x1UL << TIM_EGR_COMG_Pos)
 
#define TIM_EGR_COMG   TIM_EGR_COMG_Msk
 
#define TIM_EGR_TG_Msk   (0x1UL << TIM_EGR_TG_Pos)
 
#define TIM_EGR_TG   TIM_EGR_TG_Msk
 
#define TIM_EGR_BG_Msk   (0x1UL << TIM_EGR_BG_Pos)
 
#define TIM_EGR_BG   TIM_EGR_BG_Msk
 
#define TIM_EGR_B2G_Msk   (0x1UL << TIM_EGR_B2G_Pos)
 
#define TIM_EGR_B2G   TIM_EGR_B2G_Msk
 
#define TIM_CCMR1_CC1S_Msk   (0x3UL << TIM_CCMR1_CC1S_Pos)
 
#define TIM_CCMR1_CC1S   TIM_CCMR1_CC1S_Msk
 
#define TIM_CCMR1_CC1S_0   (0x1UL << TIM_CCMR1_CC1S_Pos)
 
#define TIM_CCMR1_CC1S_1   (0x2UL << TIM_CCMR1_CC1S_Pos)
 
#define TIM_CCMR1_OC1FE_Msk   (0x1UL << TIM_CCMR1_OC1FE_Pos)
 
#define TIM_CCMR1_OC1FE   TIM_CCMR1_OC1FE_Msk
 
#define TIM_CCMR1_OC1PE_Msk   (0x1UL << TIM_CCMR1_OC1PE_Pos)
 
#define TIM_CCMR1_OC1PE   TIM_CCMR1_OC1PE_Msk
 
#define TIM_CCMR1_OC1M_Msk   (0x1007UL << TIM_CCMR1_OC1M_Pos)
 
#define TIM_CCMR1_OC1M   TIM_CCMR1_OC1M_Msk
 
#define TIM_CCMR1_OC1M_0   (0x0001UL << TIM_CCMR1_OC1M_Pos)
 
#define TIM_CCMR1_OC1M_1   (0x0002UL << TIM_CCMR1_OC1M_Pos)
 
#define TIM_CCMR1_OC1M_2   (0x0004UL << TIM_CCMR1_OC1M_Pos)
 
#define TIM_CCMR1_OC1M_3   (0x1000UL << TIM_CCMR1_OC1M_Pos)
 
#define TIM_CCMR1_OC1CE_Msk   (0x1UL << TIM_CCMR1_OC1CE_Pos)
 
#define TIM_CCMR1_OC1CE   TIM_CCMR1_OC1CE_Msk
 
#define TIM_CCMR1_CC2S_Msk   (0x3UL << TIM_CCMR1_CC2S_Pos)
 
#define TIM_CCMR1_CC2S   TIM_CCMR1_CC2S_Msk
 
#define TIM_CCMR1_CC2S_0   (0x1UL << TIM_CCMR1_CC2S_Pos)
 
#define TIM_CCMR1_CC2S_1   (0x2UL << TIM_CCMR1_CC2S_Pos)
 
#define TIM_CCMR1_OC2FE_Msk   (0x1UL << TIM_CCMR1_OC2FE_Pos)
 
#define TIM_CCMR1_OC2FE   TIM_CCMR1_OC2FE_Msk
 
#define TIM_CCMR1_OC2PE_Msk   (0x1UL << TIM_CCMR1_OC2PE_Pos)
 
#define TIM_CCMR1_OC2PE   TIM_CCMR1_OC2PE_Msk
 
#define TIM_CCMR1_OC2M_Msk   (0x1007UL << TIM_CCMR1_OC2M_Pos)
 
#define TIM_CCMR1_OC2M   TIM_CCMR1_OC2M_Msk
 
#define TIM_CCMR1_OC2M_0   (0x0001UL << TIM_CCMR1_OC2M_Pos)
 
#define TIM_CCMR1_OC2M_1   (0x0002UL << TIM_CCMR1_OC2M_Pos)
 
#define TIM_CCMR1_OC2M_2   (0x0004UL << TIM_CCMR1_OC2M_Pos)
 
#define TIM_CCMR1_OC2M_3   (0x1000UL << TIM_CCMR1_OC2M_Pos)
 
#define TIM_CCMR1_OC2CE_Msk   (0x1UL << TIM_CCMR1_OC2CE_Pos)
 
#define TIM_CCMR1_OC2CE   TIM_CCMR1_OC2CE_Msk
 
#define TIM_CCMR1_IC1PSC_Msk   (0x3UL << TIM_CCMR1_IC1PSC_Pos)
 
#define TIM_CCMR1_IC1PSC   TIM_CCMR1_IC1PSC_Msk
 
#define TIM_CCMR1_IC1PSC_0   (0x1UL << TIM_CCMR1_IC1PSC_Pos)
 
#define TIM_CCMR1_IC1PSC_1   (0x2UL << TIM_CCMR1_IC1PSC_Pos)
 
#define TIM_CCMR1_IC1F_Msk   (0xFUL << TIM_CCMR1_IC1F_Pos)
 
#define TIM_CCMR1_IC1F   TIM_CCMR1_IC1F_Msk
 
#define TIM_CCMR1_IC1F_0   (0x1UL << TIM_CCMR1_IC1F_Pos)
 
#define TIM_CCMR1_IC1F_1   (0x2UL << TIM_CCMR1_IC1F_Pos)
 
#define TIM_CCMR1_IC1F_2   (0x4UL << TIM_CCMR1_IC1F_Pos)
 
#define TIM_CCMR1_IC1F_3   (0x8UL << TIM_CCMR1_IC1F_Pos)
 
#define TIM_CCMR1_IC2PSC_Msk   (0x3UL << TIM_CCMR1_IC2PSC_Pos)
 
#define TIM_CCMR1_IC2PSC   TIM_CCMR1_IC2PSC_Msk
 
#define TIM_CCMR1_IC2PSC_0   (0x1UL << TIM_CCMR1_IC2PSC_Pos)
 
#define TIM_CCMR1_IC2PSC_1   (0x2UL << TIM_CCMR1_IC2PSC_Pos)
 
#define TIM_CCMR1_IC2F_Msk   (0xFUL << TIM_CCMR1_IC2F_Pos)
 
#define TIM_CCMR1_IC2F   TIM_CCMR1_IC2F_Msk
 
#define TIM_CCMR1_IC2F_0   (0x1UL << TIM_CCMR1_IC2F_Pos)
 
#define TIM_CCMR1_IC2F_1   (0x2UL << TIM_CCMR1_IC2F_Pos)
 
#define TIM_CCMR1_IC2F_2   (0x4UL << TIM_CCMR1_IC2F_Pos)
 
#define TIM_CCMR1_IC2F_3   (0x8UL << TIM_CCMR1_IC2F_Pos)
 
#define TIM_CCMR2_CC3S_Msk   (0x3UL << TIM_CCMR2_CC3S_Pos)
 
#define TIM_CCMR2_CC3S   TIM_CCMR2_CC3S_Msk
 
#define TIM_CCMR2_CC3S_0   (0x1UL << TIM_CCMR2_CC3S_Pos)
 
#define TIM_CCMR2_CC3S_1   (0x2UL << TIM_CCMR2_CC3S_Pos)
 
#define TIM_CCMR2_OC3FE_Msk   (0x1UL << TIM_CCMR2_OC3FE_Pos)
 
#define TIM_CCMR2_OC3FE   TIM_CCMR2_OC3FE_Msk
 
#define TIM_CCMR2_OC3PE_Msk   (0x1UL << TIM_CCMR2_OC3PE_Pos)
 
#define TIM_CCMR2_OC3PE   TIM_CCMR2_OC3PE_Msk
 
#define TIM_CCMR2_OC3M_Msk   (0x1007UL << TIM_CCMR2_OC3M_Pos)
 
#define TIM_CCMR2_OC3M   TIM_CCMR2_OC3M_Msk
 
#define TIM_CCMR2_OC3M_0   (0x0001UL << TIM_CCMR2_OC3M_Pos)
 
#define TIM_CCMR2_OC3M_1   (0x0002UL << TIM_CCMR2_OC3M_Pos)
 
#define TIM_CCMR2_OC3M_2   (0x0004UL << TIM_CCMR2_OC3M_Pos)
 
#define TIM_CCMR2_OC3M_3   (0x1000UL << TIM_CCMR2_OC3M_Pos)
 
#define TIM_CCMR2_OC3CE_Msk   (0x1UL << TIM_CCMR2_OC3CE_Pos)
 
#define TIM_CCMR2_OC3CE   TIM_CCMR2_OC3CE_Msk
 
#define TIM_CCMR2_CC4S_Msk   (0x3UL << TIM_CCMR2_CC4S_Pos)
 
#define TIM_CCMR2_CC4S   TIM_CCMR2_CC4S_Msk
 
#define TIM_CCMR2_CC4S_0   (0x1UL << TIM_CCMR2_CC4S_Pos)
 
#define TIM_CCMR2_CC4S_1   (0x2UL << TIM_CCMR2_CC4S_Pos)
 
#define TIM_CCMR2_OC4FE_Msk   (0x1UL << TIM_CCMR2_OC4FE_Pos)
 
#define TIM_CCMR2_OC4FE   TIM_CCMR2_OC4FE_Msk
 
#define TIM_CCMR2_OC4PE_Msk   (0x1UL << TIM_CCMR2_OC4PE_Pos)
 
#define TIM_CCMR2_OC4PE   TIM_CCMR2_OC4PE_Msk
 
#define TIM_CCMR2_OC4M_Msk   (0x1007UL << TIM_CCMR2_OC4M_Pos)
 
#define TIM_CCMR2_OC4M   TIM_CCMR2_OC4M_Msk
 
#define TIM_CCMR2_OC4M_0   (0x0001UL << TIM_CCMR2_OC4M_Pos)
 
#define TIM_CCMR2_OC4M_1   (0x0002UL << TIM_CCMR2_OC4M_Pos)
 
#define TIM_CCMR2_OC4M_2   (0x0004UL << TIM_CCMR2_OC4M_Pos)
 
#define TIM_CCMR2_OC4M_3   (0x1000UL << TIM_CCMR2_OC4M_Pos)
 
#define TIM_CCMR2_OC4CE_Msk   (0x1UL << TIM_CCMR2_OC4CE_Pos)
 
#define TIM_CCMR2_OC4CE   TIM_CCMR2_OC4CE_Msk
 
#define TIM_CCMR2_IC3PSC_Msk   (0x3UL << TIM_CCMR2_IC3PSC_Pos)
 
#define TIM_CCMR2_IC3PSC   TIM_CCMR2_IC3PSC_Msk
 
#define TIM_CCMR2_IC3PSC_0   (0x1UL << TIM_CCMR2_IC3PSC_Pos)
 
#define TIM_CCMR2_IC3PSC_1   (0x2UL << TIM_CCMR2_IC3PSC_Pos)
 
#define TIM_CCMR2_IC3F_Msk   (0xFUL << TIM_CCMR2_IC3F_Pos)
 
#define TIM_CCMR2_IC3F   TIM_CCMR2_IC3F_Msk
 
#define TIM_CCMR2_IC3F_0   (0x1UL << TIM_CCMR2_IC3F_Pos)
 
#define TIM_CCMR2_IC3F_1   (0x2UL << TIM_CCMR2_IC3F_Pos)
 
#define TIM_CCMR2_IC3F_2   (0x4UL << TIM_CCMR2_IC3F_Pos)
 
#define TIM_CCMR2_IC3F_3   (0x8UL << TIM_CCMR2_IC3F_Pos)
 
#define TIM_CCMR2_IC4PSC_Msk   (0x3UL << TIM_CCMR2_IC4PSC_Pos)
 
#define TIM_CCMR2_IC4PSC   TIM_CCMR2_IC4PSC_Msk
 
#define TIM_CCMR2_IC4PSC_0   (0x1UL << TIM_CCMR2_IC4PSC_Pos)
 
#define TIM_CCMR2_IC4PSC_1   (0x2UL << TIM_CCMR2_IC4PSC_Pos)
 
#define TIM_CCMR2_IC4F_Msk   (0xFUL << TIM_CCMR2_IC4F_Pos)
 
#define TIM_CCMR2_IC4F   TIM_CCMR2_IC4F_Msk
 
#define TIM_CCMR2_IC4F_0   (0x1UL << TIM_CCMR2_IC4F_Pos)
 
#define TIM_CCMR2_IC4F_1   (0x2UL << TIM_CCMR2_IC4F_Pos)
 
#define TIM_CCMR2_IC4F_2   (0x4UL << TIM_CCMR2_IC4F_Pos)
 
#define TIM_CCMR2_IC4F_3   (0x8UL << TIM_CCMR2_IC4F_Pos)
 
#define TIM_CCER_CC1E_Msk   (0x1UL << TIM_CCER_CC1E_Pos)
 
#define TIM_CCER_CC1E   TIM_CCER_CC1E_Msk
 
#define TIM_CCER_CC1P_Msk   (0x1UL << TIM_CCER_CC1P_Pos)
 
#define TIM_CCER_CC1P   TIM_CCER_CC1P_Msk
 
#define TIM_CCER_CC1NE_Msk   (0x1UL << TIM_CCER_CC1NE_Pos)
 
#define TIM_CCER_CC1NE   TIM_CCER_CC1NE_Msk
 
#define TIM_CCER_CC1NP_Msk   (0x1UL << TIM_CCER_CC1NP_Pos)
 
#define TIM_CCER_CC1NP   TIM_CCER_CC1NP_Msk
 
#define TIM_CCER_CC2E_Msk   (0x1UL << TIM_CCER_CC2E_Pos)
 
#define TIM_CCER_CC2E   TIM_CCER_CC2E_Msk
 
#define TIM_CCER_CC2P_Msk   (0x1UL << TIM_CCER_CC2P_Pos)
 
#define TIM_CCER_CC2P   TIM_CCER_CC2P_Msk
 
#define TIM_CCER_CC2NE_Msk   (0x1UL << TIM_CCER_CC2NE_Pos)
 
#define TIM_CCER_CC2NE   TIM_CCER_CC2NE_Msk
 
#define TIM_CCER_CC2NP_Msk   (0x1UL << TIM_CCER_CC2NP_Pos)
 
#define TIM_CCER_CC2NP   TIM_CCER_CC2NP_Msk
 
#define TIM_CCER_CC3E_Msk   (0x1UL << TIM_CCER_CC3E_Pos)
 
#define TIM_CCER_CC3E   TIM_CCER_CC3E_Msk
 
#define TIM_CCER_CC3P_Msk   (0x1UL << TIM_CCER_CC3P_Pos)
 
#define TIM_CCER_CC3P   TIM_CCER_CC3P_Msk
 
#define TIM_CCER_CC3NE_Msk   (0x1UL << TIM_CCER_CC3NE_Pos)
 
#define TIM_CCER_CC3NE   TIM_CCER_CC3NE_Msk
 
#define TIM_CCER_CC3NP_Msk   (0x1UL << TIM_CCER_CC3NP_Pos)
 
#define TIM_CCER_CC3NP   TIM_CCER_CC3NP_Msk
 
#define TIM_CCER_CC4E_Msk   (0x1UL << TIM_CCER_CC4E_Pos)
 
#define TIM_CCER_CC4E   TIM_CCER_CC4E_Msk
 
#define TIM_CCER_CC4P_Msk   (0x1UL << TIM_CCER_CC4P_Pos)
 
#define TIM_CCER_CC4P   TIM_CCER_CC4P_Msk
 
#define TIM_CCER_CC4NP_Msk   (0x1UL << TIM_CCER_CC4NP_Pos)
 
#define TIM_CCER_CC4NP   TIM_CCER_CC4NP_Msk
 
#define TIM_CCER_CC5E_Msk   (0x1UL << TIM_CCER_CC5E_Pos)
 
#define TIM_CCER_CC5E   TIM_CCER_CC5E_Msk
 
#define TIM_CCER_CC5P_Msk   (0x1UL << TIM_CCER_CC5P_Pos)
 
#define TIM_CCER_CC5P   TIM_CCER_CC5P_Msk
 
#define TIM_CCER_CC6E_Msk   (0x1UL << TIM_CCER_CC6E_Pos)
 
#define TIM_CCER_CC6E   TIM_CCER_CC6E_Msk
 
#define TIM_CCER_CC6P_Msk   (0x1UL << TIM_CCER_CC6P_Pos)
 
#define TIM_CCER_CC6P   TIM_CCER_CC6P_Msk
 
#define TIM_CNT_CNT_Msk   (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)
 
#define TIM_CNT_CNT   TIM_CNT_CNT_Msk
 
#define TIM_CNT_UIFCPY_Msk   (0x1UL << TIM_CNT_UIFCPY_Pos)
 
#define TIM_CNT_UIFCPY   TIM_CNT_UIFCPY_Msk
 
#define TIM_PSC_PSC_Msk   (0xFFFFUL << TIM_PSC_PSC_Pos)
 
#define TIM_PSC_PSC   TIM_PSC_PSC_Msk
 
#define TIM_ARR_ARR_Msk   (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)
 
#define TIM_ARR_ARR   TIM_ARR_ARR_Msk
 
#define TIM_RCR_REP_Msk   (0xFFFFUL << TIM_RCR_REP_Pos)
 
#define TIM_RCR_REP   TIM_RCR_REP_Msk
 
#define TIM_CCR1_CCR1_Msk   (0xFFFFUL << TIM_CCR1_CCR1_Pos)
 
#define TIM_CCR1_CCR1   TIM_CCR1_CCR1_Msk
 
#define TIM_CCR2_CCR2_Msk   (0xFFFFUL << TIM_CCR2_CCR2_Pos)
 
#define TIM_CCR2_CCR2   TIM_CCR2_CCR2_Msk
 
#define TIM_CCR3_CCR3_Msk   (0xFFFFUL << TIM_CCR3_CCR3_Pos)
 
#define TIM_CCR3_CCR3   TIM_CCR3_CCR3_Msk
 
#define TIM_CCR4_CCR4_Msk   (0xFFFFUL << TIM_CCR4_CCR4_Pos)
 
#define TIM_CCR4_CCR4   TIM_CCR4_CCR4_Msk
 
#define TIM_BDTR_DTG_Msk   (0xFFUL << TIM_BDTR_DTG_Pos)
 
#define TIM_BDTR_DTG   TIM_BDTR_DTG_Msk
 
#define TIM_BDTR_DTG_0   (0x01UL << TIM_BDTR_DTG_Pos)
 
#define TIM_BDTR_DTG_1   (0x02UL << TIM_BDTR_DTG_Pos)
 
#define TIM_BDTR_DTG_2   (0x04UL << TIM_BDTR_DTG_Pos)
 
#define TIM_BDTR_DTG_3   (0x08UL << TIM_BDTR_DTG_Pos)
 
#define TIM_BDTR_DTG_4   (0x10UL << TIM_BDTR_DTG_Pos)
 
#define TIM_BDTR_DTG_5   (0x20UL << TIM_BDTR_DTG_Pos)
 
#define TIM_BDTR_DTG_6   (0x40UL << TIM_BDTR_DTG_Pos)
 
#define TIM_BDTR_DTG_7   (0x80UL << TIM_BDTR_DTG_Pos)
 
#define TIM_BDTR_LOCK_Msk   (0x3UL << TIM_BDTR_LOCK_Pos)
 
#define TIM_BDTR_LOCK   TIM_BDTR_LOCK_Msk
 
#define TIM_BDTR_LOCK_0   (0x1UL << TIM_BDTR_LOCK_Pos)
 
#define TIM_BDTR_LOCK_1   (0x2UL << TIM_BDTR_LOCK_Pos)
 
#define TIM_BDTR_OSSI_Msk   (0x1UL << TIM_BDTR_OSSI_Pos)
 
#define TIM_BDTR_OSSI   TIM_BDTR_OSSI_Msk
 
#define TIM_BDTR_OSSR_Msk   (0x1UL << TIM_BDTR_OSSR_Pos)
 
#define TIM_BDTR_OSSR   TIM_BDTR_OSSR_Msk
 
#define TIM_BDTR_BKE_Msk   (0x1UL << TIM_BDTR_BKE_Pos)
 
#define TIM_BDTR_BKE   TIM_BDTR_BKE_Msk
 
#define TIM_BDTR_BKP_Msk   (0x1UL << TIM_BDTR_BKP_Pos)
 
#define TIM_BDTR_BKP   TIM_BDTR_BKP_Msk
 
#define TIM_BDTR_AOE_Msk   (0x1UL << TIM_BDTR_AOE_Pos)
 
#define TIM_BDTR_AOE   TIM_BDTR_AOE_Msk
 
#define TIM_BDTR_MOE_Msk   (0x1UL << TIM_BDTR_MOE_Pos)
 
#define TIM_BDTR_MOE   TIM_BDTR_MOE_Msk
 
#define TIM_BDTR_BKF_Msk   (0xFUL << TIM_BDTR_BKF_Pos)
 
#define TIM_BDTR_BKF   TIM_BDTR_BKF_Msk
 
#define TIM_BDTR_BK2F_Msk   (0xFUL << TIM_BDTR_BK2F_Pos)
 
#define TIM_BDTR_BK2F   TIM_BDTR_BK2F_Msk
 
#define TIM_BDTR_BK2E_Msk   (0x1UL << TIM_BDTR_BK2E_Pos)
 
#define TIM_BDTR_BK2E   TIM_BDTR_BK2E_Msk
 
#define TIM_BDTR_BK2P_Msk   (0x1UL << TIM_BDTR_BK2P_Pos)
 
#define TIM_BDTR_BK2P   TIM_BDTR_BK2P_Msk
 
#define TIM_DCR_DBA_Msk   (0x1FUL << TIM_DCR_DBA_Pos)
 
#define TIM_DCR_DBA   TIM_DCR_DBA_Msk
 
#define TIM_DCR_DBA_0   (0x01UL << TIM_DCR_DBA_Pos)
 
#define TIM_DCR_DBA_1   (0x02UL << TIM_DCR_DBA_Pos)
 
#define TIM_DCR_DBA_2   (0x04UL << TIM_DCR_DBA_Pos)
 
#define TIM_DCR_DBA_3   (0x08UL << TIM_DCR_DBA_Pos)
 
#define TIM_DCR_DBA_4   (0x10UL << TIM_DCR_DBA_Pos)
 
#define TIM_DCR_DBL_Msk   (0x1FUL << TIM_DCR_DBL_Pos)
 
#define TIM_DCR_DBL   TIM_DCR_DBL_Msk
 
#define TIM_DCR_DBL_0   (0x01UL << TIM_DCR_DBL_Pos)
 
#define TIM_DCR_DBL_1   (0x02UL << TIM_DCR_DBL_Pos)
 
#define TIM_DCR_DBL_2   (0x04UL << TIM_DCR_DBL_Pos)
 
#define TIM_DCR_DBL_3   (0x08UL << TIM_DCR_DBL_Pos)
 
#define TIM_DCR_DBL_4   (0x10UL << TIM_DCR_DBL_Pos)
 
#define TIM_DMAR_DMAB_Msk   (0xFFFFUL << TIM_DMAR_DMAB_Pos)
 
#define TIM_DMAR_DMAB   TIM_DMAR_DMAB_Msk
 
#define TIM_OR_TI4_RMP_Msk   (0x3UL << TIM_OR_TI4_RMP_Pos)
 
#define TIM_OR_TI4_RMP   TIM_OR_TI4_RMP_Msk
 
#define TIM_OR_TI4_RMP_0   (0x1UL << TIM_OR_TI4_RMP_Pos)
 
#define TIM_OR_TI4_RMP_1   (0x2UL << TIM_OR_TI4_RMP_Pos)
 
#define TIM_OR_ITR1_RMP_Msk   (0x3UL << TIM_OR_ITR1_RMP_Pos)
 
#define TIM_OR_ITR1_RMP   TIM_OR_ITR1_RMP_Msk
 
#define TIM_OR_ITR1_RMP_0   (0x1UL << TIM_OR_ITR1_RMP_Pos)
 
#define TIM_OR_ITR1_RMP_1   (0x2UL << TIM_OR_ITR1_RMP_Pos)
 
#define TIM2_OR_ITR1_RMP_Msk   (0x3UL << TIM2_OR_ITR1_RMP_Pos)
 
#define TIM2_OR_ITR1_RMP   TIM2_OR_ITR1_RMP_Msk
 
#define TIM2_OR_ITR1_RMP_0   (0x1UL << TIM2_OR_ITR1_RMP_Pos)
 
#define TIM2_OR_ITR1_RMP_1   (0x2UL << TIM2_OR_ITR1_RMP_Pos)
 
#define TIM5_OR_TI4_RMP_Msk   (0x3UL << TIM5_OR_TI4_RMP_Pos)
 
#define TIM5_OR_TI4_RMP   TIM5_OR_TI4_RMP_Msk
 
#define TIM5_OR_TI4_RMP_0   (0x1UL << TIM5_OR_TI4_RMP_Pos)
 
#define TIM5_OR_TI4_RMP_1   (0x2UL << TIM5_OR_TI4_RMP_Pos)
 
#define TIM11_OR_TI1_RMP_Msk   (0x3UL << TIM11_OR_TI1_RMP_Pos)
 
#define TIM11_OR_TI1_RMP   TIM11_OR_TI1_RMP_Msk
 
#define TIM11_OR_TI1_RMP_0   (0x1UL << TIM11_OR_TI1_RMP_Pos)
 
#define TIM11_OR_TI1_RMP_1   (0x2UL << TIM11_OR_TI1_RMP_Pos)
 
#define TIM_CCMR3_OC5FE_Msk   (0x1UL << TIM_CCMR3_OC5FE_Pos)
 
#define TIM_CCMR3_OC5FE   TIM_CCMR3_OC5FE_Msk
 
#define TIM_CCMR3_OC5PE_Msk   (0x1UL << TIM_CCMR3_OC5PE_Pos)
 
#define TIM_CCMR3_OC5PE   TIM_CCMR3_OC5PE_Msk
 
#define TIM_CCMR3_OC5M_Msk   (0x1007UL << TIM_CCMR3_OC5M_Pos)
 
#define TIM_CCMR3_OC5M   TIM_CCMR3_OC5M_Msk
 
#define TIM_CCMR3_OC5M_0   (0x0001UL << TIM_CCMR3_OC5M_Pos)
 
#define TIM_CCMR3_OC5M_1   (0x0002UL << TIM_CCMR3_OC5M_Pos)
 
#define TIM_CCMR3_OC5M_2   (0x0004UL << TIM_CCMR3_OC5M_Pos)
 
#define TIM_CCMR3_OC5M_3   (0x1000UL << TIM_CCMR3_OC5M_Pos)
 
#define TIM_CCMR3_OC5CE_Msk   (0x1UL << TIM_CCMR3_OC5CE_Pos)
 
#define TIM_CCMR3_OC5CE   TIM_CCMR3_OC5CE_Msk
 
#define TIM_CCMR3_OC6FE_Msk   (0x1UL << TIM_CCMR3_OC6FE_Pos)
 
#define TIM_CCMR3_OC6FE   TIM_CCMR3_OC6FE_Msk
 
#define TIM_CCMR3_OC6PE_Msk   (0x1UL << TIM_CCMR3_OC6PE_Pos)
 
#define TIM_CCMR3_OC6PE   TIM_CCMR3_OC6PE_Msk
 
#define TIM_CCMR3_OC6M_Msk   (0x1007UL << TIM_CCMR3_OC6M_Pos)
 
#define TIM_CCMR3_OC6M   TIM_CCMR3_OC6M_Msk
 
#define TIM_CCMR3_OC6M_0   (0x0001UL << TIM_CCMR3_OC6M_Pos)
 
#define TIM_CCMR3_OC6M_1   (0x0002UL << TIM_CCMR3_OC6M_Pos)
 
#define TIM_CCMR3_OC6M_2   (0x0004UL << TIM_CCMR3_OC6M_Pos)
 
#define TIM_CCMR3_OC6M_3   (0x1000UL << TIM_CCMR3_OC6M_Pos)
 
#define TIM_CCMR3_OC6CE_Msk   (0x1UL << TIM_CCMR3_OC6CE_Pos)
 
#define TIM_CCMR3_OC6CE   TIM_CCMR3_OC6CE_Msk
 
#define TIM_CCR5_CCR5_Msk   (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)
 
#define TIM_CCR5_CCR5   TIM_CCR5_CCR5_Msk
 
#define TIM_CCR5_GC5C1_Msk   (0x1UL << TIM_CCR5_GC5C1_Pos)
 
#define TIM_CCR5_GC5C1   TIM_CCR5_GC5C1_Msk
 
#define TIM_CCR5_GC5C2_Msk   (0x1UL << TIM_CCR5_GC5C2_Pos)
 
#define TIM_CCR5_GC5C2   TIM_CCR5_GC5C2_Msk
 
#define TIM_CCR5_GC5C3_Msk   (0x1UL << TIM_CCR5_GC5C3_Pos)
 
#define TIM_CCR5_GC5C3   TIM_CCR5_GC5C3_Msk
 
#define TIM_CCR6_CCR6   ((uint16_t)0xFFFFU)
 
#define TIM1_AF1_BKINE_Msk   (0x1UL << TIM1_AF1_BKINE_Pos)
 
#define TIM1_AF1_BKINE   TIM1_AF1_BKINE_Msk
 
#define TIM1_AF1_BKDF1BKE_Msk   (0x1UL << TIM1_AF1_BKDF1BKE_Pos)
 
#define TIM1_AF1_BKDF1BKE   TIM1_AF1_BKDF1BKE_Msk
 
#define TIM1_AF1_BKINP_Msk   (0x1UL << TIM1_AF1_BKINP_Pos)
 
#define TIM1_AF1_BKINP   TIM1_AF1_BKINP_Msk
 
#define TIM1_AF2_BK2INE_Msk   (0x1UL << TIM1_AF2_BK2INE_Pos)
 
#define TIM1_AF2_BK2INE   TIM1_AF2_BK2INE_Msk
 
#define TIM1_AF2_BK2DF1BKE_Msk   (0x1UL << TIM1_AF2_BK2DF1BKE_Pos)
 
#define TIM1_AF2_BK2DF1BKE   TIM1_AF2_BK2DF1BKE_Msk
 
#define TIM1_AF2_BK2INP_Msk   (0x1UL << TIM1_AF2_BK2INP_Pos)
 
#define TIM1_AF2_BK2INP   TIM1_AF2_BK2INP_Msk
 
#define TIM8_AF1_BKINE_Msk   (0x1UL << TIM8_AF1_BKINE_Pos)
 
#define TIM8_AF1_BKINE   TIM8_AF1_BKINE_Msk
 
#define TIM8_AF1_BKDF1BKE_Msk   (0x1UL << TIM8_AF1_BKDF1BKE_Pos)
 
#define TIM8_AF1_BKDF1BKE   TIM8_AF1_BKDF1BKE_Msk
 
#define TIM8_AF1_BKINP_Msk   (0x1UL << TIM8_AF1_BKINP_Pos)
 
#define TIM8_AF1_BKINP   TIM8_AF1_BKINP_Msk
 
#define TIM8_AF2_BK2INE_Msk   (0x1UL << TIM8_AF2_BK2INE_Pos)
 
#define TIM8_AF2_BK2INE   TIM8_AF2_BK2INE_Msk
 
#define TIM8_AF2_BK2DF1BKE_Msk   (0x1UL << TIM8_AF2_BK2DF1BKE_Pos)
 
#define TIM8_AF2_BK2DF1BKE   TIM8_AF2_BK2DF1BKE_Msk
 
#define TIM8_AF2_BK2INP_Msk   (0x1UL << TIM8_AF2_BK2INP_Pos)
 
#define TIM8_AF2_BK2INP   TIM8_AF2_BK2INP_Msk
 
#define LPTIM_ISR_CMPM_Msk   (0x1UL << LPTIM_ISR_CMPM_Pos)
 
#define LPTIM_ISR_CMPM   LPTIM_ISR_CMPM_Msk
 
#define LPTIM_ISR_ARRM_Msk   (0x1UL << LPTIM_ISR_ARRM_Pos)
 
#define LPTIM_ISR_ARRM   LPTIM_ISR_ARRM_Msk
 
#define LPTIM_ISR_EXTTRIG_Msk   (0x1UL << LPTIM_ISR_EXTTRIG_Pos)
 
#define LPTIM_ISR_EXTTRIG   LPTIM_ISR_EXTTRIG_Msk
 
#define LPTIM_ISR_CMPOK_Msk   (0x1UL << LPTIM_ISR_CMPOK_Pos)
 
#define LPTIM_ISR_CMPOK   LPTIM_ISR_CMPOK_Msk
 
#define LPTIM_ISR_ARROK_Msk   (0x1UL << LPTIM_ISR_ARROK_Pos)
 
#define LPTIM_ISR_ARROK   LPTIM_ISR_ARROK_Msk
 
#define LPTIM_ISR_UP_Msk   (0x1UL << LPTIM_ISR_UP_Pos)
 
#define LPTIM_ISR_UP   LPTIM_ISR_UP_Msk
 
#define LPTIM_ISR_DOWN_Msk   (0x1UL << LPTIM_ISR_DOWN_Pos)
 
#define LPTIM_ISR_DOWN   LPTIM_ISR_DOWN_Msk
 
#define LPTIM_ICR_CMPMCF_Msk   (0x1UL << LPTIM_ICR_CMPMCF_Pos)
 
#define LPTIM_ICR_CMPMCF   LPTIM_ICR_CMPMCF_Msk
 
#define LPTIM_ICR_ARRMCF_Msk   (0x1UL << LPTIM_ICR_ARRMCF_Pos)
 
#define LPTIM_ICR_ARRMCF   LPTIM_ICR_ARRMCF_Msk
 
#define LPTIM_ICR_EXTTRIGCF_Msk   (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)
 
#define LPTIM_ICR_EXTTRIGCF   LPTIM_ICR_EXTTRIGCF_Msk
 
#define LPTIM_ICR_CMPOKCF_Msk   (0x1UL << LPTIM_ICR_CMPOKCF_Pos)
 
#define LPTIM_ICR_CMPOKCF   LPTIM_ICR_CMPOKCF_Msk
 
#define LPTIM_ICR_ARROKCF_Msk   (0x1UL << LPTIM_ICR_ARROKCF_Pos)
 
#define LPTIM_ICR_ARROKCF   LPTIM_ICR_ARROKCF_Msk
 
#define LPTIM_ICR_UPCF_Msk   (0x1UL << LPTIM_ICR_UPCF_Pos)
 
#define LPTIM_ICR_UPCF   LPTIM_ICR_UPCF_Msk
 
#define LPTIM_ICR_DOWNCF_Msk   (0x1UL << LPTIM_ICR_DOWNCF_Pos)
 
#define LPTIM_ICR_DOWNCF   LPTIM_ICR_DOWNCF_Msk
 
#define LPTIM_IER_CMPMIE_Msk   (0x1UL << LPTIM_IER_CMPMIE_Pos)
 
#define LPTIM_IER_CMPMIE   LPTIM_IER_CMPMIE_Msk
 
#define LPTIM_IER_ARRMIE_Msk   (0x1UL << LPTIM_IER_ARRMIE_Pos)
 
#define LPTIM_IER_ARRMIE   LPTIM_IER_ARRMIE_Msk
 
#define LPTIM_IER_EXTTRIGIE_Msk   (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)
 
#define LPTIM_IER_EXTTRIGIE   LPTIM_IER_EXTTRIGIE_Msk
 
#define LPTIM_IER_CMPOKIE_Msk   (0x1UL << LPTIM_IER_CMPOKIE_Pos)
 
#define LPTIM_IER_CMPOKIE   LPTIM_IER_CMPOKIE_Msk
 
#define LPTIM_IER_ARROKIE_Msk   (0x1UL << LPTIM_IER_ARROKIE_Pos)
 
#define LPTIM_IER_ARROKIE   LPTIM_IER_ARROKIE_Msk
 
#define LPTIM_IER_UPIE_Msk   (0x1UL << LPTIM_IER_UPIE_Pos)
 
#define LPTIM_IER_UPIE   LPTIM_IER_UPIE_Msk
 
#define LPTIM_IER_DOWNIE_Msk   (0x1UL << LPTIM_IER_DOWNIE_Pos)
 
#define LPTIM_IER_DOWNIE   LPTIM_IER_DOWNIE_Msk
 
#define LPTIM_CFGR_CKSEL_Msk   (0x1UL << LPTIM_CFGR_CKSEL_Pos)
 
#define LPTIM_CFGR_CKSEL   LPTIM_CFGR_CKSEL_Msk
 
#define LPTIM_CFGR_CKPOL_Msk   (0x3UL << LPTIM_CFGR_CKPOL_Pos)
 
#define LPTIM_CFGR_CKPOL   LPTIM_CFGR_CKPOL_Msk
 
#define LPTIM_CFGR_CKPOL_0   (0x1UL << LPTIM_CFGR_CKPOL_Pos)
 
#define LPTIM_CFGR_CKPOL_1   (0x2UL << LPTIM_CFGR_CKPOL_Pos)
 
#define LPTIM_CFGR_CKFLT_Msk   (0x3UL << LPTIM_CFGR_CKFLT_Pos)
 
#define LPTIM_CFGR_CKFLT   LPTIM_CFGR_CKFLT_Msk
 
#define LPTIM_CFGR_CKFLT_0   (0x1UL << LPTIM_CFGR_CKFLT_Pos)
 
#define LPTIM_CFGR_CKFLT_1   (0x2UL << LPTIM_CFGR_CKFLT_Pos)
 
#define LPTIM_CFGR_TRGFLT_Msk   (0x3UL << LPTIM_CFGR_TRGFLT_Pos)
 
#define LPTIM_CFGR_TRGFLT   LPTIM_CFGR_TRGFLT_Msk
 
#define LPTIM_CFGR_TRGFLT_0   (0x1UL << LPTIM_CFGR_TRGFLT_Pos)
 
#define LPTIM_CFGR_TRGFLT_1   (0x2UL << LPTIM_CFGR_TRGFLT_Pos)
 
#define LPTIM_CFGR_PRESC_Msk   (0x7UL << LPTIM_CFGR_PRESC_Pos)
 
#define LPTIM_CFGR_PRESC   LPTIM_CFGR_PRESC_Msk
 
#define LPTIM_CFGR_PRESC_0   (0x1UL << LPTIM_CFGR_PRESC_Pos)
 
#define LPTIM_CFGR_PRESC_1   (0x2UL << LPTIM_CFGR_PRESC_Pos)
 
#define LPTIM_CFGR_PRESC_2   (0x4UL << LPTIM_CFGR_PRESC_Pos)
 
#define LPTIM_CFGR_TRIGSEL_Msk   (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)
 
#define LPTIM_CFGR_TRIGSEL   LPTIM_CFGR_TRIGSEL_Msk
 
#define LPTIM_CFGR_TRIGSEL_0   (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)
 
#define LPTIM_CFGR_TRIGSEL_1   (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)
 
#define LPTIM_CFGR_TRIGSEL_2   (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)
 
#define LPTIM_CFGR_TRIGEN_Msk   (0x3UL << LPTIM_CFGR_TRIGEN_Pos)
 
#define LPTIM_CFGR_TRIGEN   LPTIM_CFGR_TRIGEN_Msk
 
#define LPTIM_CFGR_TRIGEN_0   (0x1UL << LPTIM_CFGR_TRIGEN_Pos)
 
#define LPTIM_CFGR_TRIGEN_1   (0x2UL << LPTIM_CFGR_TRIGEN_Pos)
 
#define LPTIM_CFGR_TIMOUT_Msk   (0x1UL << LPTIM_CFGR_TIMOUT_Pos)
 
#define LPTIM_CFGR_TIMOUT   LPTIM_CFGR_TIMOUT_Msk
 
#define LPTIM_CFGR_WAVE_Msk   (0x1UL << LPTIM_CFGR_WAVE_Pos)
 
#define LPTIM_CFGR_WAVE   LPTIM_CFGR_WAVE_Msk
 
#define LPTIM_CFGR_WAVPOL_Msk   (0x1UL << LPTIM_CFGR_WAVPOL_Pos)
 
#define LPTIM_CFGR_WAVPOL   LPTIM_CFGR_WAVPOL_Msk
 
#define LPTIM_CFGR_PRELOAD_Msk   (0x1UL << LPTIM_CFGR_PRELOAD_Pos)
 
#define LPTIM_CFGR_PRELOAD   LPTIM_CFGR_PRELOAD_Msk
 
#define LPTIM_CFGR_COUNTMODE_Msk   (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)
 
#define LPTIM_CFGR_COUNTMODE   LPTIM_CFGR_COUNTMODE_Msk
 
#define LPTIM_CFGR_ENC_Msk   (0x1UL << LPTIM_CFGR_ENC_Pos)
 
#define LPTIM_CFGR_ENC   LPTIM_CFGR_ENC_Msk
 
#define LPTIM_CR_ENABLE_Msk   (0x1UL << LPTIM_CR_ENABLE_Pos)
 
#define LPTIM_CR_ENABLE   LPTIM_CR_ENABLE_Msk
 
#define LPTIM_CR_SNGSTRT_Msk   (0x1UL << LPTIM_CR_SNGSTRT_Pos)
 
#define LPTIM_CR_SNGSTRT   LPTIM_CR_SNGSTRT_Msk
 
#define LPTIM_CR_CNTSTRT_Msk   (0x1UL << LPTIM_CR_CNTSTRT_Pos)
 
#define LPTIM_CR_CNTSTRT   LPTIM_CR_CNTSTRT_Msk
 
#define LPTIM_CMP_CMP_Msk   (0xFFFFUL << LPTIM_CMP_CMP_Pos)
 
#define LPTIM_CMP_CMP   LPTIM_CMP_CMP_Msk
 
#define LPTIM_ARR_ARR_Msk   (0xFFFFUL << LPTIM_ARR_ARR_Pos)
 
#define LPTIM_ARR_ARR   LPTIM_ARR_ARR_Msk
 
#define LPTIM_CNT_CNT_Msk   (0xFFFFUL << LPTIM_CNT_CNT_Pos)
 
#define LPTIM_CNT_CNT   LPTIM_CNT_CNT_Msk
 
#define USART_CR1_UE_Msk   (0x1UL << USART_CR1_UE_Pos)
 
#define USART_CR1_UE   USART_CR1_UE_Msk
 
#define USART_CR1_UESM_Msk   (0x1UL << USART_CR1_UESM_Pos)
 
#define USART_CR1_UESM   USART_CR1_UESM_Msk
 
#define USART_CR1_RE_Msk   (0x1UL << USART_CR1_RE_Pos)
 
#define USART_CR1_RE   USART_CR1_RE_Msk
 
#define USART_CR1_TE_Msk   (0x1UL << USART_CR1_TE_Pos)
 
#define USART_CR1_TE   USART_CR1_TE_Msk
 
#define USART_CR1_IDLEIE_Msk   (0x1UL << USART_CR1_IDLEIE_Pos)
 
#define USART_CR1_IDLEIE   USART_CR1_IDLEIE_Msk
 
#define USART_CR1_RXNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_Pos)
 
#define USART_CR1_RXNEIE   USART_CR1_RXNEIE_Msk
 
#define USART_CR1_TCIE_Msk   (0x1UL << USART_CR1_TCIE_Pos)
 
#define USART_CR1_TCIE   USART_CR1_TCIE_Msk
 
#define USART_CR1_TXEIE_Msk   (0x1UL << USART_CR1_TXEIE_Pos)
 
#define USART_CR1_TXEIE   USART_CR1_TXEIE_Msk
 
#define USART_CR1_PEIE_Msk   (0x1UL << USART_CR1_PEIE_Pos)
 
#define USART_CR1_PEIE   USART_CR1_PEIE_Msk
 
#define USART_CR1_PS_Msk   (0x1UL << USART_CR1_PS_Pos)
 
#define USART_CR1_PS   USART_CR1_PS_Msk
 
#define USART_CR1_PCE_Msk   (0x1UL << USART_CR1_PCE_Pos)
 
#define USART_CR1_PCE   USART_CR1_PCE_Msk
 
#define USART_CR1_WAKE_Msk   (0x1UL << USART_CR1_WAKE_Pos)
 
#define USART_CR1_WAKE   USART_CR1_WAKE_Msk
 
#define USART_CR1_M_Msk   (0x10001UL << USART_CR1_M_Pos)
 
#define USART_CR1_M   USART_CR1_M_Msk
 
#define USART_CR1_M0   (0x00001UL << USART_CR1_M_Pos)
 
#define USART_CR1_MME_Msk   (0x1UL << USART_CR1_MME_Pos)
 
#define USART_CR1_MME   USART_CR1_MME_Msk
 
#define USART_CR1_CMIE_Msk   (0x1UL << USART_CR1_CMIE_Pos)
 
#define USART_CR1_CMIE   USART_CR1_CMIE_Msk
 
#define USART_CR1_OVER8_Msk   (0x1UL << USART_CR1_OVER8_Pos)
 
#define USART_CR1_OVER8   USART_CR1_OVER8_Msk
 
#define USART_CR1_DEDT_Msk   (0x1FUL << USART_CR1_DEDT_Pos)
 
#define USART_CR1_DEDT   USART_CR1_DEDT_Msk
 
#define USART_CR1_DEDT_0   (0x01UL << USART_CR1_DEDT_Pos)
 
#define USART_CR1_DEDT_1   (0x02UL << USART_CR1_DEDT_Pos)
 
#define USART_CR1_DEDT_2   (0x04UL << USART_CR1_DEDT_Pos)
 
#define USART_CR1_DEDT_3   (0x08UL << USART_CR1_DEDT_Pos)
 
#define USART_CR1_DEDT_4   (0x10UL << USART_CR1_DEDT_Pos)
 
#define USART_CR1_DEAT_Msk   (0x1FUL << USART_CR1_DEAT_Pos)
 
#define USART_CR1_DEAT   USART_CR1_DEAT_Msk
 
#define USART_CR1_DEAT_0   (0x01UL << USART_CR1_DEAT_Pos)
 
#define USART_CR1_DEAT_1   (0x02UL << USART_CR1_DEAT_Pos)
 
#define USART_CR1_DEAT_2   (0x04UL << USART_CR1_DEAT_Pos)
 
#define USART_CR1_DEAT_3   (0x08UL << USART_CR1_DEAT_Pos)
 
#define USART_CR1_DEAT_4   (0x10UL << USART_CR1_DEAT_Pos)
 
#define USART_CR1_RTOIE_Msk   (0x1UL << USART_CR1_RTOIE_Pos)
 
#define USART_CR1_RTOIE   USART_CR1_RTOIE_Msk
 
#define USART_CR1_EOBIE_Msk   (0x1UL << USART_CR1_EOBIE_Pos)
 
#define USART_CR1_EOBIE   USART_CR1_EOBIE_Msk
 
#define USART_CR1_M1   0x10000000U
 
#define USART_CR1_M_0   USART_CR1_M0
 
#define USART_CR1_M_1   USART_CR1_M1
 
#define USART_CR2_ADDM7_Msk   (0x1UL << USART_CR2_ADDM7_Pos)
 
#define USART_CR2_ADDM7   USART_CR2_ADDM7_Msk
 
#define USART_CR2_LBDL_Msk   (0x1UL << USART_CR2_LBDL_Pos)
 
#define USART_CR2_LBDL   USART_CR2_LBDL_Msk
 
#define USART_CR2_LBDIE_Msk   (0x1UL << USART_CR2_LBDIE_Pos)
 
#define USART_CR2_LBDIE   USART_CR2_LBDIE_Msk
 
#define USART_CR2_LBCL_Msk   (0x1UL << USART_CR2_LBCL_Pos)
 
#define USART_CR2_LBCL   USART_CR2_LBCL_Msk
 
#define USART_CR2_CPHA_Msk   (0x1UL << USART_CR2_CPHA_Pos)
 
#define USART_CR2_CPHA   USART_CR2_CPHA_Msk
 
#define USART_CR2_CPOL_Msk   (0x1UL << USART_CR2_CPOL_Pos)
 
#define USART_CR2_CPOL   USART_CR2_CPOL_Msk
 
#define USART_CR2_CLKEN_Msk   (0x1UL << USART_CR2_CLKEN_Pos)
 
#define USART_CR2_CLKEN   USART_CR2_CLKEN_Msk
 
#define USART_CR2_STOP_Msk   (0x3UL << USART_CR2_STOP_Pos)
 
#define USART_CR2_STOP   USART_CR2_STOP_Msk
 
#define USART_CR2_STOP_0   (0x1UL << USART_CR2_STOP_Pos)
 
#define USART_CR2_STOP_1   (0x2UL << USART_CR2_STOP_Pos)
 
#define USART_CR2_LINEN_Msk   (0x1UL << USART_CR2_LINEN_Pos)
 
#define USART_CR2_LINEN   USART_CR2_LINEN_Msk
 
#define USART_CR2_SWAP_Msk   (0x1UL << USART_CR2_SWAP_Pos)
 
#define USART_CR2_SWAP   USART_CR2_SWAP_Msk
 
#define USART_CR2_RXINV_Msk   (0x1UL << USART_CR2_RXINV_Pos)
 
#define USART_CR2_RXINV   USART_CR2_RXINV_Msk
 
#define USART_CR2_TXINV_Msk   (0x1UL << USART_CR2_TXINV_Pos)
 
#define USART_CR2_TXINV   USART_CR2_TXINV_Msk
 
#define USART_CR2_DATAINV_Msk   (0x1UL << USART_CR2_DATAINV_Pos)
 
#define USART_CR2_DATAINV   USART_CR2_DATAINV_Msk
 
#define USART_CR2_MSBFIRST_Msk   (0x1UL << USART_CR2_MSBFIRST_Pos)
 
#define USART_CR2_MSBFIRST   USART_CR2_MSBFIRST_Msk
 
#define USART_CR2_ABREN_Msk   (0x1UL << USART_CR2_ABREN_Pos)
 
#define USART_CR2_ABREN   USART_CR2_ABREN_Msk
 
#define USART_CR2_ABRMODE_Msk   (0x3UL << USART_CR2_ABRMODE_Pos)
 
#define USART_CR2_ABRMODE   USART_CR2_ABRMODE_Msk
 
#define USART_CR2_ABRMODE_0   (0x1UL << USART_CR2_ABRMODE_Pos)
 
#define USART_CR2_ABRMODE_1   (0x2UL << USART_CR2_ABRMODE_Pos)
 
#define USART_CR2_RTOEN_Msk   (0x1UL << USART_CR2_RTOEN_Pos)
 
#define USART_CR2_RTOEN   USART_CR2_RTOEN_Msk
 
#define USART_CR2_ADD_Msk   (0xFFUL << USART_CR2_ADD_Pos)
 
#define USART_CR2_ADD   USART_CR2_ADD_Msk
 
#define USART_CR3_EIE_Msk   (0x1UL << USART_CR3_EIE_Pos)
 
#define USART_CR3_EIE   USART_CR3_EIE_Msk
 
#define USART_CR3_IREN_Msk   (0x1UL << USART_CR3_IREN_Pos)
 
#define USART_CR3_IREN   USART_CR3_IREN_Msk
 
#define USART_CR3_IRLP_Msk   (0x1UL << USART_CR3_IRLP_Pos)
 
#define USART_CR3_IRLP   USART_CR3_IRLP_Msk
 
#define USART_CR3_HDSEL_Msk   (0x1UL << USART_CR3_HDSEL_Pos)
 
#define USART_CR3_HDSEL   USART_CR3_HDSEL_Msk
 
#define USART_CR3_NACK_Msk   (0x1UL << USART_CR3_NACK_Pos)
 
#define USART_CR3_NACK   USART_CR3_NACK_Msk
 
#define USART_CR3_SCEN_Msk   (0x1UL << USART_CR3_SCEN_Pos)
 
#define USART_CR3_SCEN   USART_CR3_SCEN_Msk
 
#define USART_CR3_DMAR_Msk   (0x1UL << USART_CR3_DMAR_Pos)
 
#define USART_CR3_DMAR   USART_CR3_DMAR_Msk
 
#define USART_CR3_DMAT_Msk   (0x1UL << USART_CR3_DMAT_Pos)
 
#define USART_CR3_DMAT   USART_CR3_DMAT_Msk
 
#define USART_CR3_RTSE_Msk   (0x1UL << USART_CR3_RTSE_Pos)
 
#define USART_CR3_RTSE   USART_CR3_RTSE_Msk
 
#define USART_CR3_CTSE_Msk   (0x1UL << USART_CR3_CTSE_Pos)
 
#define USART_CR3_CTSE   USART_CR3_CTSE_Msk
 
#define USART_CR3_CTSIE_Msk   (0x1UL << USART_CR3_CTSIE_Pos)
 
#define USART_CR3_CTSIE   USART_CR3_CTSIE_Msk
 
#define USART_CR3_ONEBIT_Msk   (0x1UL << USART_CR3_ONEBIT_Pos)
 
#define USART_CR3_ONEBIT   USART_CR3_ONEBIT_Msk
 
#define USART_CR3_OVRDIS_Msk   (0x1UL << USART_CR3_OVRDIS_Pos)
 
#define USART_CR3_OVRDIS   USART_CR3_OVRDIS_Msk
 
#define USART_CR3_DDRE_Msk   (0x1UL << USART_CR3_DDRE_Pos)
 
#define USART_CR3_DDRE   USART_CR3_DDRE_Msk
 
#define USART_CR3_DEM_Msk   (0x1UL << USART_CR3_DEM_Pos)
 
#define USART_CR3_DEM   USART_CR3_DEM_Msk
 
#define USART_CR3_DEP_Msk   (0x1UL << USART_CR3_DEP_Pos)
 
#define USART_CR3_DEP   USART_CR3_DEP_Msk
 
#define USART_CR3_SCARCNT_Msk   (0x7UL << USART_CR3_SCARCNT_Pos)
 
#define USART_CR3_SCARCNT   USART_CR3_SCARCNT_Msk
 
#define USART_CR3_SCARCNT_0   (0x1UL << USART_CR3_SCARCNT_Pos)
 
#define USART_CR3_SCARCNT_1   (0x2UL << USART_CR3_SCARCNT_Pos)
 
#define USART_CR3_SCARCNT_2   (0x4UL << USART_CR3_SCARCNT_Pos)
 
#define USART_CR3_WUS_Msk   (0x3UL << USART_CR3_WUS_Pos)
 
#define USART_CR3_WUS   USART_CR3_WUS_Msk
 
#define USART_CR3_WUS_0   (0x1UL << USART_CR3_WUS_Pos)
 
#define USART_CR3_WUS_1   (0x2UL << USART_CR3_WUS_Pos)
 
#define USART_CR3_WUFIE_Msk   (0x1UL << USART_CR3_WUFIE_Pos)
 
#define USART_CR3_WUFIE   USART_CR3_WUFIE_Msk
 
#define USART_CR3_UCESM_Msk   (0x1UL << USART_CR3_UCESM_Pos)
 
#define USART_CR3_UCESM   USART_CR3_UCESM_Msk
 
#define USART_BRR_DIV_FRACTION_Msk   (0xFUL << USART_BRR_DIV_FRACTION_Pos)
 
#define USART_BRR_DIV_FRACTION   USART_BRR_DIV_FRACTION_Msk
 
#define USART_BRR_DIV_MANTISSA_Msk   (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)
 
#define USART_BRR_DIV_MANTISSA   USART_BRR_DIV_MANTISSA_Msk
 
#define USART_GTPR_PSC_Msk   (0xFFUL << USART_GTPR_PSC_Pos)
 
#define USART_GTPR_PSC   USART_GTPR_PSC_Msk
 
#define USART_GTPR_GT_Msk   (0xFFUL << USART_GTPR_GT_Pos)
 
#define USART_GTPR_GT   USART_GTPR_GT_Msk
 
#define USART_RTOR_RTO_Msk   (0xFFFFFFUL << USART_RTOR_RTO_Pos)
 
#define USART_RTOR_RTO   USART_RTOR_RTO_Msk
 
#define USART_RTOR_BLEN_Msk   (0xFFUL << USART_RTOR_BLEN_Pos)
 
#define USART_RTOR_BLEN   USART_RTOR_BLEN_Msk
 
#define USART_RQR_ABRRQ_Msk   (0x1UL << USART_RQR_ABRRQ_Pos)
 
#define USART_RQR_ABRRQ   USART_RQR_ABRRQ_Msk
 
#define USART_RQR_SBKRQ_Msk   (0x1UL << USART_RQR_SBKRQ_Pos)
 
#define USART_RQR_SBKRQ   USART_RQR_SBKRQ_Msk
 
#define USART_RQR_MMRQ_Msk   (0x1UL << USART_RQR_MMRQ_Pos)
 
#define USART_RQR_MMRQ   USART_RQR_MMRQ_Msk
 
#define USART_RQR_RXFRQ_Msk   (0x1UL << USART_RQR_RXFRQ_Pos)
 
#define USART_RQR_RXFRQ   USART_RQR_RXFRQ_Msk
 
#define USART_RQR_TXFRQ_Msk   (0x1UL << USART_RQR_TXFRQ_Pos)
 
#define USART_RQR_TXFRQ   USART_RQR_TXFRQ_Msk
 
#define USART_ISR_PE_Msk   (0x1UL << USART_ISR_PE_Pos)
 
#define USART_ISR_PE   USART_ISR_PE_Msk
 
#define USART_ISR_FE_Msk   (0x1UL << USART_ISR_FE_Pos)
 
#define USART_ISR_FE   USART_ISR_FE_Msk
 
#define USART_ISR_NE_Msk   (0x1UL << USART_ISR_NE_Pos)
 
#define USART_ISR_NE   USART_ISR_NE_Msk
 
#define USART_ISR_ORE_Msk   (0x1UL << USART_ISR_ORE_Pos)
 
#define USART_ISR_ORE   USART_ISR_ORE_Msk
 
#define USART_ISR_IDLE_Msk   (0x1UL << USART_ISR_IDLE_Pos)
 
#define USART_ISR_IDLE   USART_ISR_IDLE_Msk
 
#define USART_ISR_RXNE_Msk   (0x1UL << USART_ISR_RXNE_Pos)
 
#define USART_ISR_RXNE   USART_ISR_RXNE_Msk
 
#define USART_ISR_TC_Msk   (0x1UL << USART_ISR_TC_Pos)
 
#define USART_ISR_TC   USART_ISR_TC_Msk
 
#define USART_ISR_TXE_Msk   (0x1UL << USART_ISR_TXE_Pos)
 
#define USART_ISR_TXE   USART_ISR_TXE_Msk
 
#define USART_ISR_LBDF_Msk   (0x1UL << USART_ISR_LBDF_Pos)
 
#define USART_ISR_LBDF   USART_ISR_LBDF_Msk
 
#define USART_ISR_CTSIF_Msk   (0x1UL << USART_ISR_CTSIF_Pos)
 
#define USART_ISR_CTSIF   USART_ISR_CTSIF_Msk
 
#define USART_ISR_CTS_Msk   (0x1UL << USART_ISR_CTS_Pos)
 
#define USART_ISR_CTS   USART_ISR_CTS_Msk
 
#define USART_ISR_RTOF_Msk   (0x1UL << USART_ISR_RTOF_Pos)
 
#define USART_ISR_RTOF   USART_ISR_RTOF_Msk
 
#define USART_ISR_EOBF_Msk   (0x1UL << USART_ISR_EOBF_Pos)
 
#define USART_ISR_EOBF   USART_ISR_EOBF_Msk
 
#define USART_ISR_ABRE_Msk   (0x1UL << USART_ISR_ABRE_Pos)
 
#define USART_ISR_ABRE   USART_ISR_ABRE_Msk
 
#define USART_ISR_ABRF_Msk   (0x1UL << USART_ISR_ABRF_Pos)
 
#define USART_ISR_ABRF   USART_ISR_ABRF_Msk
 
#define USART_ISR_BUSY_Msk   (0x1UL << USART_ISR_BUSY_Pos)
 
#define USART_ISR_BUSY   USART_ISR_BUSY_Msk
 
#define USART_ISR_CMF_Msk   (0x1UL << USART_ISR_CMF_Pos)
 
#define USART_ISR_CMF   USART_ISR_CMF_Msk
 
#define USART_ISR_SBKF_Msk   (0x1UL << USART_ISR_SBKF_Pos)
 
#define USART_ISR_SBKF   USART_ISR_SBKF_Msk
 
#define USART_ISR_RWU_Msk   (0x1UL << USART_ISR_RWU_Pos)
 
#define USART_ISR_RWU   USART_ISR_RWU_Msk
 
#define USART_ISR_WUF_Msk   (0x1UL << USART_ISR_WUF_Pos)
 
#define USART_ISR_WUF   USART_ISR_WUF_Msk
 
#define USART_ISR_TEACK_Msk   (0x1UL << USART_ISR_TEACK_Pos)
 
#define USART_ISR_TEACK   USART_ISR_TEACK_Msk
 
#define USART_ISR_REACK_Msk   (0x1UL << USART_ISR_REACK_Pos)
 
#define USART_ISR_REACK   USART_ISR_REACK_Msk
 
#define USART_ICR_PECF_Msk   (0x1UL << USART_ICR_PECF_Pos)
 
#define USART_ICR_PECF   USART_ICR_PECF_Msk
 
#define USART_ICR_FECF_Msk   (0x1UL << USART_ICR_FECF_Pos)
 
#define USART_ICR_FECF   USART_ICR_FECF_Msk
 
#define USART_ICR_NCF_Msk   (0x1UL << USART_ICR_NCF_Pos)
 
#define USART_ICR_NCF   USART_ICR_NCF_Msk
 
#define USART_ICR_ORECF_Msk   (0x1UL << USART_ICR_ORECF_Pos)
 
#define USART_ICR_ORECF   USART_ICR_ORECF_Msk
 
#define USART_ICR_IDLECF_Msk   (0x1UL << USART_ICR_IDLECF_Pos)
 
#define USART_ICR_IDLECF   USART_ICR_IDLECF_Msk
 
#define USART_ICR_TCCF_Msk   (0x1UL << USART_ICR_TCCF_Pos)
 
#define USART_ICR_TCCF   USART_ICR_TCCF_Msk
 
#define USART_ICR_LBDCF_Msk   (0x1UL << USART_ICR_LBDCF_Pos)
 
#define USART_ICR_LBDCF   USART_ICR_LBDCF_Msk
 
#define USART_ICR_CTSCF_Msk   (0x1UL << USART_ICR_CTSCF_Pos)
 
#define USART_ICR_CTSCF   USART_ICR_CTSCF_Msk
 
#define USART_ICR_RTOCF_Msk   (0x1UL << USART_ICR_RTOCF_Pos)
 
#define USART_ICR_RTOCF   USART_ICR_RTOCF_Msk
 
#define USART_ICR_EOBCF_Msk   (0x1UL << USART_ICR_EOBCF_Pos)
 
#define USART_ICR_EOBCF   USART_ICR_EOBCF_Msk
 
#define USART_ICR_CMCF_Msk   (0x1UL << USART_ICR_CMCF_Pos)
 
#define USART_ICR_CMCF   USART_ICR_CMCF_Msk
 
#define USART_ICR_WUCF_Msk   (0x1UL << USART_ICR_WUCF_Pos)
 
#define USART_ICR_WUCF   USART_ICR_WUCF_Msk
 
#define USART_RDR_RDR_Msk   (0x1FFUL << USART_RDR_RDR_Pos)
 
#define USART_RDR_RDR   USART_RDR_RDR_Msk
 
#define USART_TDR_TDR_Msk   (0x1FFUL << USART_TDR_TDR_Pos)
 
#define USART_TDR_TDR   USART_TDR_TDR_Msk
 
#define WWDG_CR_T_Msk   (0x7FUL << WWDG_CR_T_Pos)
 
#define WWDG_CR_T   WWDG_CR_T_Msk
 
#define WWDG_CR_T_0   (0x01UL << WWDG_CR_T_Pos)
 
#define WWDG_CR_T_1   (0x02UL << WWDG_CR_T_Pos)
 
#define WWDG_CR_T_2   (0x04UL << WWDG_CR_T_Pos)
 
#define WWDG_CR_T_3   (0x08UL << WWDG_CR_T_Pos)
 
#define WWDG_CR_T_4   (0x10UL << WWDG_CR_T_Pos)
 
#define WWDG_CR_T_5   (0x20UL << WWDG_CR_T_Pos)
 
#define WWDG_CR_T_6   (0x40UL << WWDG_CR_T_Pos)
 
#define WWDG_CR_WDGA_Msk   (0x1UL << WWDG_CR_WDGA_Pos)
 
#define WWDG_CR_WDGA   WWDG_CR_WDGA_Msk
 
#define WWDG_CFR_W_Msk   (0x7FUL << WWDG_CFR_W_Pos)
 
#define WWDG_CFR_W   WWDG_CFR_W_Msk
 
#define WWDG_CFR_W_0   (0x01UL << WWDG_CFR_W_Pos)
 
#define WWDG_CFR_W_1   (0x02UL << WWDG_CFR_W_Pos)
 
#define WWDG_CFR_W_2   (0x04UL << WWDG_CFR_W_Pos)
 
#define WWDG_CFR_W_3   (0x08UL << WWDG_CFR_W_Pos)
 
#define WWDG_CFR_W_4   (0x10UL << WWDG_CFR_W_Pos)
 
#define WWDG_CFR_W_5   (0x20UL << WWDG_CFR_W_Pos)
 
#define WWDG_CFR_W_6   (0x40UL << WWDG_CFR_W_Pos)
 
#define WWDG_CFR_WDGTB_Msk   (0x3UL << WWDG_CFR_WDGTB_Pos)
 
#define WWDG_CFR_WDGTB   WWDG_CFR_WDGTB_Msk
 
#define WWDG_CFR_WDGTB_0   (0x1UL << WWDG_CFR_WDGTB_Pos)
 
#define WWDG_CFR_WDGTB_1   (0x2UL << WWDG_CFR_WDGTB_Pos)
 
#define WWDG_CFR_EWI_Msk   (0x1UL << WWDG_CFR_EWI_Pos)
 
#define WWDG_CFR_EWI   WWDG_CFR_EWI_Msk
 
#define WWDG_SR_EWIF_Msk   (0x1UL << WWDG_SR_EWIF_Pos)
 
#define WWDG_SR_EWIF   WWDG_SR_EWIF_Msk
 
#define DBGMCU_IDCODE_DEV_ID_Msk   (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)
 
#define DBGMCU_IDCODE_REV_ID_Msk   (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)
 
#define DBGMCU_CR_DBG_SLEEP_Msk   (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)
 
#define DBGMCU_CR_DBG_STOP_Msk   (0x1UL << DBGMCU_CR_DBG_STOP_Pos)
 
#define DBGMCU_CR_DBG_STANDBY_Msk   (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)
 
#define DBGMCU_CR_TRACE_IOEN_Msk   (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)
 
#define DBGMCU_CR_TRACE_MODE_Msk   (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)
 
#define DBGMCU_CR_TRACE_MODE_0   (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)
 
#define DBGMCU_CR_TRACE_MODE_1   (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)
 
#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)
 
#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)
 
#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)
 
#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos)
 
#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)
 
#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)
 
#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)
 
#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)
 
#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)
 
#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)
 
#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)
 
#define ETH_MACCR_WD_Msk   (0x1UL << ETH_MACCR_WD_Pos)
 
#define ETH_MACCR_JD_Msk   (0x1UL << ETH_MACCR_JD_Pos)
 
#define ETH_MACCR_IFG_Msk   (0x7UL << ETH_MACCR_IFG_Pos)
 
#define ETH_MACCR_CSD_Msk   (0x1UL << ETH_MACCR_CSD_Pos)
 
#define ETH_MACCR_FES_Msk   (0x1UL << ETH_MACCR_FES_Pos)
 
#define ETH_MACCR_ROD_Msk   (0x1UL << ETH_MACCR_ROD_Pos)
 
#define ETH_MACCR_LM_Msk   (0x1UL << ETH_MACCR_LM_Pos)
 
#define ETH_MACCR_DM_Msk   (0x1UL << ETH_MACCR_DM_Pos)
 
#define ETH_MACCR_IPCO_Msk   (0x1UL << ETH_MACCR_IPCO_Pos)
 
#define ETH_MACCR_RD_Msk   (0x1UL << ETH_MACCR_RD_Pos)
 
#define ETH_MACCR_APCS_Msk   (0x1UL << ETH_MACCR_APCS_Pos)
 
#define ETH_MACCR_BL_Msk   (0x3UL << ETH_MACCR_BL_Pos)
 
#define ETH_MACCR_DC_Msk   (0x1UL << ETH_MACCR_DC_Pos)
 
#define ETH_MACCR_TE_Msk   (0x1UL << ETH_MACCR_TE_Pos)
 
#define ETH_MACCR_RE_Msk   (0x1UL << ETH_MACCR_RE_Pos)
 
#define ETH_MACFFR_RA_Msk   (0x1UL << ETH_MACFFR_RA_Pos)
 
#define ETH_MACFFR_HPF_Msk   (0x1UL << ETH_MACFFR_HPF_Pos)
 
#define ETH_MACFFR_SAF_Msk   (0x1UL << ETH_MACFFR_SAF_Pos)
 
#define ETH_MACFFR_SAIF_Msk   (0x1UL << ETH_MACFFR_SAIF_Pos)
 
#define ETH_MACFFR_PCF_Msk   (0x3UL << ETH_MACFFR_PCF_Pos)
 
#define ETH_MACFFR_PCF_BlockAll_Msk   (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)
 
#define ETH_MACFFR_PCF_ForwardAll_Msk   (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)
 
#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk   (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)
 
#define ETH_MACFFR_BFD_Msk   (0x1UL << ETH_MACFFR_BFD_Pos)
 
#define ETH_MACFFR_PAM_Msk   (0x1UL << ETH_MACFFR_PAM_Pos)
 
#define ETH_MACFFR_DAIF_Msk   (0x1UL << ETH_MACFFR_DAIF_Pos)
 
#define ETH_MACFFR_HM_Msk   (0x1UL << ETH_MACFFR_HM_Pos)
 
#define ETH_MACFFR_HU_Msk   (0x1UL << ETH_MACFFR_HU_Pos)
 
#define ETH_MACFFR_PM_Msk   (0x1UL << ETH_MACFFR_PM_Pos)
 
#define ETH_MACHTHR_HTH_Msk   (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)
 
#define ETH_MACHTLR_HTL_Msk   (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)
 
#define ETH_MACMIIAR_PA_Msk   (0x1FUL << ETH_MACMIIAR_PA_Pos)
 
#define ETH_MACMIIAR_MR_Msk   (0x1FUL << ETH_MACMIIAR_MR_Pos)
 
#define ETH_MACMIIAR_CR_Msk   (0x7UL << ETH_MACMIIAR_CR_Pos)
 
#define ETH_MACMIIAR_CR_Div62_Msk   (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)
 
#define ETH_MACMIIAR_CR_Div16_Msk   (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)
 
#define ETH_MACMIIAR_CR_Div26_Msk   (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)
 
#define ETH_MACMIIAR_CR_Div102_Msk   (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)
 
#define ETH_MACMIIAR_MW_Msk   (0x1UL << ETH_MACMIIAR_MW_Pos)
 
#define ETH_MACMIIAR_MB_Msk   (0x1UL << ETH_MACMIIAR_MB_Pos)
 
#define ETH_MACMIIDR_MD_Msk   (0xFFFFUL << ETH_MACMIIDR_MD_Pos)
 
#define ETH_MACFCR_PT_Msk   (0xFFFFUL << ETH_MACFCR_PT_Pos)
 
#define ETH_MACFCR_ZQPD_Msk   (0x1UL << ETH_MACFCR_ZQPD_Pos)
 
#define ETH_MACFCR_PLT_Msk   (0x3UL << ETH_MACFCR_PLT_Pos)
 
#define ETH_MACFCR_PLT_Minus28_Msk   (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)
 
#define ETH_MACFCR_PLT_Minus144_Msk   (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)
 
#define ETH_MACFCR_PLT_Minus256_Msk   (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)
 
#define ETH_MACFCR_UPFD_Msk   (0x1UL << ETH_MACFCR_UPFD_Pos)
 
#define ETH_MACFCR_RFCE_Msk   (0x1UL << ETH_MACFCR_RFCE_Pos)
 
#define ETH_MACFCR_TFCE_Msk   (0x1UL << ETH_MACFCR_TFCE_Pos)
 
#define ETH_MACFCR_FCBBPA_Msk   (0x1UL << ETH_MACFCR_FCBBPA_Pos)
 
#define ETH_MACVLANTR_VLANTC_Msk   (0x1UL << ETH_MACVLANTR_VLANTC_Pos)
 
#define ETH_MACVLANTR_VLANTI_Msk   (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)
 
#define ETH_MACRWUFFR_D_Msk   (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)
 
#define ETH_MACPMTCSR_WFFRPR_Msk   (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)
 
#define ETH_MACPMTCSR_GU_Msk   (0x1UL << ETH_MACPMTCSR_GU_Pos)
 
#define ETH_MACPMTCSR_WFR_Msk   (0x1UL << ETH_MACPMTCSR_WFR_Pos)
 
#define ETH_MACPMTCSR_MPR_Msk   (0x1UL << ETH_MACPMTCSR_MPR_Pos)
 
#define ETH_MACPMTCSR_WFE_Msk   (0x1UL << ETH_MACPMTCSR_WFE_Pos)
 
#define ETH_MACPMTCSR_MPE_Msk   (0x1UL << ETH_MACPMTCSR_MPE_Pos)
 
#define ETH_MACPMTCSR_PD_Msk   (0x1UL << ETH_MACPMTCSR_PD_Pos)
 
#define ETH_MACDBGR_TFF_Msk   (0x1UL << ETH_MACDBGR_TFF_Pos)
 
#define ETH_MACDBGR_TFNE_Msk   (0x1UL << ETH_MACDBGR_TFNE_Pos)
 
#define ETH_MACDBGR_TPWA_Msk   (0x1UL << ETH_MACDBGR_TPWA_Pos)
 
#define ETH_MACDBGR_TFRS_Msk   (0x3UL << ETH_MACDBGR_TFRS_Pos)
 
#define ETH_MACDBGR_TFRS_WRITING_Msk   (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)
 
#define ETH_MACDBGR_TFRS_WAITING_Msk   (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)
 
#define ETH_MACDBGR_TFRS_READ_Msk   (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)
 
#define ETH_MACDBGR_MTP_Msk   (0x1UL << ETH_MACDBGR_MTP_Pos)
 
#define ETH_MACDBGR_MTFCS_Msk   (0x3UL << ETH_MACDBGR_MTFCS_Pos)
 
#define ETH_MACDBGR_MTFCS_TRANSFERRING_Msk   (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)
 
#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk   (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)
 
#define ETH_MACDBGR_MTFCS_WAITING_Msk   (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)
 
#define ETH_MACDBGR_MMTEA_Msk   (0x1UL << ETH_MACDBGR_MMTEA_Pos)
 
#define ETH_MACDBGR_RFFL_Msk   (0x3UL << ETH_MACDBGR_RFFL_Pos)
 
#define ETH_MACDBGR_RFFL_FULL_Msk   (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)
 
#define ETH_MACDBGR_RFFL_ABOVEFCT_Msk   (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)
 
#define ETH_MACDBGR_RFFL_BELOWFCT_Msk   (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)
 
#define ETH_MACDBGR_RFRCS_Msk   (0x3UL << ETH_MACDBGR_RFRCS_Pos)
 
#define ETH_MACDBGR_RFRCS_FLUSHING_Msk   (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)
 
#define ETH_MACDBGR_RFRCS_STATUSREADING_Msk   (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)
 
#define ETH_MACDBGR_RFRCS_DATAREADING_Msk   (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)
 
#define ETH_MACDBGR_RFWRA_Msk   (0x1UL << ETH_MACDBGR_RFWRA_Pos)
 
#define ETH_MACDBGR_MSFRWCS_Msk   (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)
 
#define ETH_MACDBGR_MSFRWCS_1   (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)
 
#define ETH_MACDBGR_MSFRWCS_0   (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)
 
#define ETH_MACDBGR_MMRPEA_Msk   (0x1UL << ETH_MACDBGR_MMRPEA_Pos)
 
#define ETH_MACSR_TSTS_Msk   (0x1UL << ETH_MACSR_TSTS_Pos)
 
#define ETH_MACSR_MMCTS_Msk   (0x1UL << ETH_MACSR_MMCTS_Pos)
 
#define ETH_MACSR_MMMCRS_Msk   (0x1UL << ETH_MACSR_MMMCRS_Pos)
 
#define ETH_MACSR_MMCS_Msk   (0x1UL << ETH_MACSR_MMCS_Pos)
 
#define ETH_MACSR_PMTS_Msk   (0x1UL << ETH_MACSR_PMTS_Pos)
 
#define ETH_MACIMR_TSTIM_Msk   (0x1UL << ETH_MACIMR_TSTIM_Pos)
 
#define ETH_MACIMR_PMTIM_Msk   (0x1UL << ETH_MACIMR_PMTIM_Pos)
 
#define ETH_MACA0HR_MACA0H_Msk   (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)
 
#define ETH_MACA0LR_MACA0L_Msk   (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)
 
#define ETH_MACA1HR_AE_Msk   (0x1UL << ETH_MACA1HR_AE_Pos)
 
#define ETH_MACA1HR_SA_Msk   (0x1UL << ETH_MACA1HR_SA_Pos)
 
#define ETH_MACA1HR_MBC_Msk   (0x3FUL << ETH_MACA1HR_MBC_Pos)
 
#define ETH_MACA1HR_MACA1H_Msk   (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)
 
#define ETH_MACA1LR_MACA1L_Msk   (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)
 
#define ETH_MACA2HR_AE_Msk   (0x1UL << ETH_MACA2HR_AE_Pos)
 
#define ETH_MACA2HR_SA_Msk   (0x1UL << ETH_MACA2HR_SA_Pos)
 
#define ETH_MACA2HR_MBC_Msk   (0x3FUL << ETH_MACA2HR_MBC_Pos)
 
#define ETH_MACA2HR_MACA2H_Msk   (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)
 
#define ETH_MACA2LR_MACA2L_Msk   (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)
 
#define ETH_MACA3HR_AE_Msk   (0x1UL << ETH_MACA3HR_AE_Pos)
 
#define ETH_MACA3HR_SA_Msk   (0x1UL << ETH_MACA3HR_SA_Pos)
 
#define ETH_MACA3HR_MBC_Msk   (0x3FUL << ETH_MACA3HR_MBC_Pos)
 
#define ETH_MACA3HR_MACA3H_Msk   (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)
 
#define ETH_MACA3LR_MACA3L_Msk   (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)
 
#define ETH_MMCCR_MCFHP_Msk   (0x1UL << ETH_MMCCR_MCFHP_Pos)
 
#define ETH_MMCCR_MCP_Msk   (0x1UL << ETH_MMCCR_MCP_Pos)
 
#define ETH_MMCCR_MCF_Msk   (0x1UL << ETH_MMCCR_MCF_Pos)
 
#define ETH_MMCCR_ROR_Msk   (0x1UL << ETH_MMCCR_ROR_Pos)
 
#define ETH_MMCCR_CSR_Msk   (0x1UL << ETH_MMCCR_CSR_Pos)
 
#define ETH_MMCCR_CR_Msk   (0x1UL << ETH_MMCCR_CR_Pos)
 
#define ETH_MMCRIR_RGUFS_Msk   (0x1UL << ETH_MMCRIR_RGUFS_Pos)
 
#define ETH_MMCRIR_RFAES_Msk   (0x1UL << ETH_MMCRIR_RFAES_Pos)
 
#define ETH_MMCRIR_RFCES_Msk   (0x1UL << ETH_MMCRIR_RFCES_Pos)
 
#define ETH_MMCTIR_TGFS_Msk   (0x1UL << ETH_MMCTIR_TGFS_Pos)
 
#define ETH_MMCTIR_TGFMSCS_Msk   (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)
 
#define ETH_MMCTIR_TGFSCS_Msk   (0x1UL << ETH_MMCTIR_TGFSCS_Pos)
 
#define ETH_MMCRIMR_RGUFM_Msk   (0x1UL << ETH_MMCRIMR_RGUFM_Pos)
 
#define ETH_MMCRIMR_RFAEM_Msk   (0x1UL << ETH_MMCRIMR_RFAEM_Pos)
 
#define ETH_MMCRIMR_RFCEM_Msk   (0x1UL << ETH_MMCRIMR_RFCEM_Pos)
 
#define ETH_MMCTIMR_TGFM_Msk   (0x1UL << ETH_MMCTIMR_TGFM_Pos)
 
#define ETH_MMCTIMR_TGFMSCM_Msk   (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)
 
#define ETH_MMCTIMR_TGFSCM_Msk   (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)
 
#define ETH_MMCTGFSCCR_TGFSCC_Msk   (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)
 
#define ETH_MMCTGFMSCCR_TGFMSCC_Msk   (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)
 
#define ETH_MMCTGFCR_TGFC_Msk   (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)
 
#define ETH_MMCRFCECR_RFCEC_Msk   (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)
 
#define ETH_MMCRFAECR_RFAEC_Msk   (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)
 
#define ETH_MMCRGUFCR_RGUFC_Msk   (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)
 
#define ETH_PTPTSCR_TSCNT_Msk   (0x3UL << ETH_PTPTSCR_TSCNT_Pos)
 
#define ETH_PTPTSSR_TSSMRME_Msk   (0x1UL << ETH_PTPTSSR_TSSMRME_Pos)
 
#define ETH_PTPTSSR_TSSEME_Msk   (0x1UL << ETH_PTPTSSR_TSSEME_Pos)
 
#define ETH_PTPTSSR_TSSIPV4FE_Msk   (0x1UL << ETH_PTPTSSR_TSSIPV4FE_Pos)
 
#define ETH_PTPTSSR_TSSIPV6FE_Msk   (0x1UL << ETH_PTPTSSR_TSSIPV6FE_Pos)
 
#define ETH_PTPTSSR_TSSPTPOEFE_Msk   (0x1UL << ETH_PTPTSSR_TSSPTPOEFE_Pos)
 
#define ETH_PTPTSSR_TSPTPPSV2E_Msk   (0x1UL << ETH_PTPTSSR_TSPTPPSV2E_Pos)
 
#define ETH_PTPTSSR_TSSSR_Msk   (0x1UL << ETH_PTPTSSR_TSSSR_Pos)
 
#define ETH_PTPTSSR_TSSARFE_Msk   (0x1UL << ETH_PTPTSSR_TSSARFE_Pos)
 
#define ETH_PTPTSCR_TSARU_Msk   (0x1UL << ETH_PTPTSCR_TSARU_Pos)
 
#define ETH_PTPTSCR_TSITE_Msk   (0x1UL << ETH_PTPTSCR_TSITE_Pos)
 
#define ETH_PTPTSCR_TSSTU_Msk   (0x1UL << ETH_PTPTSCR_TSSTU_Pos)
 
#define ETH_PTPTSCR_TSSTI_Msk   (0x1UL << ETH_PTPTSCR_TSSTI_Pos)
 
#define ETH_PTPTSCR_TSFCU_Msk   (0x1UL << ETH_PTPTSCR_TSFCU_Pos)
 
#define ETH_PTPTSCR_TSE_Msk   (0x1UL << ETH_PTPTSCR_TSE_Pos)
 
#define ETH_PTPSSIR_STSSI_Msk   (0xFFUL << ETH_PTPSSIR_STSSI_Pos)
 
#define ETH_PTPTSHR_STS_Msk   (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)
 
#define ETH_PTPTSLR_STPNS_Msk   (0x1UL << ETH_PTPTSLR_STPNS_Pos)
 
#define ETH_PTPTSLR_STSS_Msk   (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)
 
#define ETH_PTPTSHUR_TSUS_Msk   (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)
 
#define ETH_PTPTSLUR_TSUPNS_Msk   (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)
 
#define ETH_PTPTSLUR_TSUSS_Msk   (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)
 
#define ETH_PTPTSAR_TSA_Msk   (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)
 
#define ETH_PTPTTHR_TTSH_Msk   (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)
 
#define ETH_PTPTTLR_TTSL_Msk   (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)
 
#define ETH_PTPTSSR_TSTTR_Msk   (0x1UL << ETH_PTPTSSR_TSTTR_Pos)
 
#define ETH_PTPTSSR_TSSO_Msk   (0x1UL << ETH_PTPTSSR_TSSO_Pos)
 
#define ETH_DMABMR_AAB_Msk   (0x1UL << ETH_DMABMR_AAB_Pos)
 
#define ETH_DMABMR_FPM_Msk   (0x1UL << ETH_DMABMR_FPM_Pos)
 
#define ETH_DMABMR_USP_Msk   (0x1UL << ETH_DMABMR_USP_Pos)
 
#define ETH_DMABMR_RDP_Msk   (0x3FUL << ETH_DMABMR_RDP_Pos)
 
#define ETH_DMABMR_FB_Msk   (0x1UL << ETH_DMABMR_FB_Pos)
 
#define ETH_DMABMR_RTPR_Msk   (0x3UL << ETH_DMABMR_RTPR_Pos)
 
#define ETH_DMABMR_PBL_Msk   (0x3FUL << ETH_DMABMR_PBL_Pos)
 
#define ETH_DMABMR_EDE_Msk   (0x1UL << ETH_DMABMR_EDE_Pos)
 
#define ETH_DMABMR_DSL_Msk   (0x1FUL << ETH_DMABMR_DSL_Pos)
 
#define ETH_DMABMR_DA_Msk   (0x1UL << ETH_DMABMR_DA_Pos)
 
#define ETH_DMABMR_SR_Msk   (0x1UL << ETH_DMABMR_SR_Pos)
 
#define ETH_DMATPDR_TPD_Msk   (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)
 
#define ETH_DMARPDR_RPD_Msk   (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)
 
#define ETH_DMARDLAR_SRL_Msk   (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)
 
#define ETH_DMATDLAR_STL_Msk   (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)
 
#define ETH_DMASR_TSTS_Msk   (0x1UL << ETH_DMASR_TSTS_Pos)
 
#define ETH_DMASR_PMTS_Msk   (0x1UL << ETH_DMASR_PMTS_Pos)
 
#define ETH_DMASR_MMCS_Msk   (0x1UL << ETH_DMASR_MMCS_Pos)
 
#define ETH_DMASR_EBS_Msk   (0x7UL << ETH_DMASR_EBS_Pos)
 
#define ETH_DMASR_EBS_DescAccess_Msk   (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)
 
#define ETH_DMASR_EBS_ReadTransf_Msk   (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)
 
#define ETH_DMASR_EBS_DataTransfTx_Msk   (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)
 
#define ETH_DMASR_TPS_Msk   (0x7UL << ETH_DMASR_TPS_Pos)
 
#define ETH_DMASR_TPS_Fetching_Msk   (0x1UL << ETH_DMASR_TPS_Fetching_Pos)
 
#define ETH_DMASR_TPS_Waiting_Msk   (0x1UL << ETH_DMASR_TPS_Waiting_Pos)
 
#define ETH_DMASR_TPS_Reading_Msk   (0x3UL << ETH_DMASR_TPS_Reading_Pos)
 
#define ETH_DMASR_TPS_Suspended_Msk   (0x3UL << ETH_DMASR_TPS_Suspended_Pos)
 
#define ETH_DMASR_TPS_Closing_Msk   (0x7UL << ETH_DMASR_TPS_Closing_Pos)
 
#define ETH_DMASR_RPS_Msk   (0x7UL << ETH_DMASR_RPS_Pos)
 
#define ETH_DMASR_RPS_Fetching_Msk   (0x1UL << ETH_DMASR_RPS_Fetching_Pos)
 
#define ETH_DMASR_RPS_Waiting_Msk   (0x3UL << ETH_DMASR_RPS_Waiting_Pos)
 
#define ETH_DMASR_RPS_Suspended_Msk   (0x1UL << ETH_DMASR_RPS_Suspended_Pos)
 
#define ETH_DMASR_RPS_Closing_Msk   (0x5UL << ETH_DMASR_RPS_Closing_Pos)
 
#define ETH_DMASR_RPS_Queuing_Msk   (0x7UL << ETH_DMASR_RPS_Queuing_Pos)
 
#define ETH_DMASR_NIS_Msk   (0x1UL << ETH_DMASR_NIS_Pos)
 
#define ETH_DMASR_AIS_Msk   (0x1UL << ETH_DMASR_AIS_Pos)
 
#define ETH_DMASR_ERS_Msk   (0x1UL << ETH_DMASR_ERS_Pos)
 
#define ETH_DMASR_FBES_Msk   (0x1UL << ETH_DMASR_FBES_Pos)
 
#define ETH_DMASR_ETS_Msk   (0x1UL << ETH_DMASR_ETS_Pos)
 
#define ETH_DMASR_RWTS_Msk   (0x1UL << ETH_DMASR_RWTS_Pos)
 
#define ETH_DMASR_RPSS_Msk   (0x1UL << ETH_DMASR_RPSS_Pos)
 
#define ETH_DMASR_RBUS_Msk   (0x1UL << ETH_DMASR_RBUS_Pos)
 
#define ETH_DMASR_RS_Msk   (0x1UL << ETH_DMASR_RS_Pos)
 
#define ETH_DMASR_TUS_Msk   (0x1UL << ETH_DMASR_TUS_Pos)
 
#define ETH_DMASR_ROS_Msk   (0x1UL << ETH_DMASR_ROS_Pos)
 
#define ETH_DMASR_TJTS_Msk   (0x1UL << ETH_DMASR_TJTS_Pos)
 
#define ETH_DMASR_TBUS_Msk   (0x1UL << ETH_DMASR_TBUS_Pos)
 
#define ETH_DMASR_TPSS_Msk   (0x1UL << ETH_DMASR_TPSS_Pos)
 
#define ETH_DMASR_TS_Msk   (0x1UL << ETH_DMASR_TS_Pos)
 
#define ETH_DMAOMR_DTCEFD_Msk   (0x1UL << ETH_DMAOMR_DTCEFD_Pos)
 
#define ETH_DMAOMR_RSF_Msk   (0x1UL << ETH_DMAOMR_RSF_Pos)
 
#define ETH_DMAOMR_DFRF_Msk   (0x1UL << ETH_DMAOMR_DFRF_Pos)
 
#define ETH_DMAOMR_TSF_Msk   (0x1UL << ETH_DMAOMR_TSF_Pos)
 
#define ETH_DMAOMR_FTF_Msk   (0x1UL << ETH_DMAOMR_FTF_Pos)
 
#define ETH_DMAOMR_TTC_Msk   (0x7UL << ETH_DMAOMR_TTC_Pos)
 
#define ETH_DMAOMR_ST_Msk   (0x1UL << ETH_DMAOMR_ST_Pos)
 
#define ETH_DMAOMR_FEF_Msk   (0x1UL << ETH_DMAOMR_FEF_Pos)
 
#define ETH_DMAOMR_FUGF_Msk   (0x1UL << ETH_DMAOMR_FUGF_Pos)
 
#define ETH_DMAOMR_RTC_Msk   (0x3UL << ETH_DMAOMR_RTC_Pos)
 
#define ETH_DMAOMR_OSF_Msk   (0x1UL << ETH_DMAOMR_OSF_Pos)
 
#define ETH_DMAOMR_SR_Msk   (0x1UL << ETH_DMAOMR_SR_Pos)
 
#define ETH_DMAIER_NISE_Msk   (0x1UL << ETH_DMAIER_NISE_Pos)
 
#define ETH_DMAIER_AISE_Msk   (0x1UL << ETH_DMAIER_AISE_Pos)
 
#define ETH_DMAIER_ERIE_Msk   (0x1UL << ETH_DMAIER_ERIE_Pos)
 
#define ETH_DMAIER_FBEIE_Msk   (0x1UL << ETH_DMAIER_FBEIE_Pos)
 
#define ETH_DMAIER_ETIE_Msk   (0x1UL << ETH_DMAIER_ETIE_Pos)
 
#define ETH_DMAIER_RWTIE_Msk   (0x1UL << ETH_DMAIER_RWTIE_Pos)
 
#define ETH_DMAIER_RPSIE_Msk   (0x1UL << ETH_DMAIER_RPSIE_Pos)
 
#define ETH_DMAIER_RBUIE_Msk   (0x1UL << ETH_DMAIER_RBUIE_Pos)
 
#define ETH_DMAIER_RIE_Msk   (0x1UL << ETH_DMAIER_RIE_Pos)
 
#define ETH_DMAIER_TUIE_Msk   (0x1UL << ETH_DMAIER_TUIE_Pos)
 
#define ETH_DMAIER_ROIE_Msk   (0x1UL << ETH_DMAIER_ROIE_Pos)
 
#define ETH_DMAIER_TJTIE_Msk   (0x1UL << ETH_DMAIER_TJTIE_Pos)
 
#define ETH_DMAIER_TBUIE_Msk   (0x1UL << ETH_DMAIER_TBUIE_Pos)
 
#define ETH_DMAIER_TPSIE_Msk   (0x1UL << ETH_DMAIER_TPSIE_Pos)
 
#define ETH_DMAIER_TIE_Msk   (0x1UL << ETH_DMAIER_TIE_Pos)
 
#define ETH_DMAMFBOCR_OFOC_Msk   (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)
 
#define ETH_DMAMFBOCR_MFA_Msk   (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)
 
#define ETH_DMAMFBOCR_OMFC_Msk   (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)
 
#define ETH_DMAMFBOCR_MFC_Msk   (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)
 
#define ETH_DMACHTDR_HTDAP_Msk   (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)
 
#define ETH_DMACHRDR_HRDAP_Msk   (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)
 
#define ETH_DMACHTBAR_HTBAP_Msk   (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)
 
#define ETH_DMACHRBAR_HRBAP_Msk   (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)
 
#define USB_OTG_GOTGCTL_SRQSCS_Msk   (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)
 
#define USB_OTG_GOTGCTL_SRQSCS   USB_OTG_GOTGCTL_SRQSCS_Msk
 
#define USB_OTG_GOTGCTL_SRQ_Msk   (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)
 
#define USB_OTG_GOTGCTL_SRQ   USB_OTG_GOTGCTL_SRQ_Msk
 
#define USB_OTG_GOTGCTL_VBVALOEN_Msk   (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)
 
#define USB_OTG_GOTGCTL_VBVALOEN   USB_OTG_GOTGCTL_VBVALOEN_Msk
 
#define USB_OTG_GOTGCTL_VBVALOVAL_Msk   (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)
 
#define USB_OTG_GOTGCTL_VBVALOVAL   USB_OTG_GOTGCTL_VBVALOVAL_Msk
 
#define USB_OTG_GOTGCTL_AVALOEN_Msk   (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)
 
#define USB_OTG_GOTGCTL_AVALOEN   USB_OTG_GOTGCTL_AVALOEN_Msk
 
#define USB_OTG_GOTGCTL_AVALOVAL_Msk   (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)
 
#define USB_OTG_GOTGCTL_AVALOVAL   USB_OTG_GOTGCTL_AVALOVAL_Msk
 
#define USB_OTG_GOTGCTL_BVALOEN_Msk   (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)
 
#define USB_OTG_GOTGCTL_BVALOEN   USB_OTG_GOTGCTL_BVALOEN_Msk
 
#define USB_OTG_GOTGCTL_BVALOVAL_Msk   (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)
 
#define USB_OTG_GOTGCTL_BVALOVAL   USB_OTG_GOTGCTL_BVALOVAL_Msk
 
#define USB_OTG_GOTGCTL_HNGSCS_Msk   (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)
 
#define USB_OTG_GOTGCTL_HNGSCS   USB_OTG_GOTGCTL_HNGSCS_Msk
 
#define USB_OTG_GOTGCTL_HNPRQ_Msk   (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)
 
#define USB_OTG_GOTGCTL_HNPRQ   USB_OTG_GOTGCTL_HNPRQ_Msk
 
#define USB_OTG_GOTGCTL_HSHNPEN_Msk   (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)
 
#define USB_OTG_GOTGCTL_HSHNPEN   USB_OTG_GOTGCTL_HSHNPEN_Msk
 
#define USB_OTG_GOTGCTL_DHNPEN_Msk   (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)
 
#define USB_OTG_GOTGCTL_DHNPEN   USB_OTG_GOTGCTL_DHNPEN_Msk
 
#define USB_OTG_GOTGCTL_EHEN_Msk   (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)
 
#define USB_OTG_GOTGCTL_EHEN   USB_OTG_GOTGCTL_EHEN_Msk
 
#define USB_OTG_GOTGCTL_CIDSTS_Msk   (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)
 
#define USB_OTG_GOTGCTL_CIDSTS   USB_OTG_GOTGCTL_CIDSTS_Msk
 
#define USB_OTG_GOTGCTL_DBCT_Msk   (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)
 
#define USB_OTG_GOTGCTL_DBCT   USB_OTG_GOTGCTL_DBCT_Msk
 
#define USB_OTG_GOTGCTL_ASVLD_Msk   (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)
 
#define USB_OTG_GOTGCTL_ASVLD   USB_OTG_GOTGCTL_ASVLD_Msk
 
#define USB_OTG_GOTGCTL_BSESVLD_Msk   (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)
 
#define USB_OTG_GOTGCTL_BSESVLD   USB_OTG_GOTGCTL_BSESVLD_Msk
 
#define USB_OTG_GOTGCTL_OTGVER_Msk   (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos)
 
#define USB_OTG_GOTGCTL_OTGVER   USB_OTG_GOTGCTL_OTGVER_Msk
 
#define USB_OTG_HCFG_FSLSPCS_Msk   (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)
 
#define USB_OTG_HCFG_FSLSPCS   USB_OTG_HCFG_FSLSPCS_Msk
 
#define USB_OTG_HCFG_FSLSPCS_0   (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)
 
#define USB_OTG_HCFG_FSLSPCS_1   (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)
 
#define USB_OTG_HCFG_FSLSS_Msk   (0x1UL << USB_OTG_HCFG_FSLSS_Pos)
 
#define USB_OTG_HCFG_FSLSS   USB_OTG_HCFG_FSLSS_Msk
 
#define USB_OTG_DCFG_DSPD_Msk   (0x3UL << USB_OTG_DCFG_DSPD_Pos)
 
#define USB_OTG_DCFG_DSPD   USB_OTG_DCFG_DSPD_Msk
 
#define USB_OTG_DCFG_DSPD_0   (0x1UL << USB_OTG_DCFG_DSPD_Pos)
 
#define USB_OTG_DCFG_DSPD_1   (0x2UL << USB_OTG_DCFG_DSPD_Pos)
 
#define USB_OTG_DCFG_NZLSOHSK_Msk   (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)
 
#define USB_OTG_DCFG_NZLSOHSK   USB_OTG_DCFG_NZLSOHSK_Msk
 
#define USB_OTG_DCFG_DAD_Msk   (0x7FUL << USB_OTG_DCFG_DAD_Pos)
 
#define USB_OTG_DCFG_DAD   USB_OTG_DCFG_DAD_Msk
 
#define USB_OTG_DCFG_DAD_0   (0x01UL << USB_OTG_DCFG_DAD_Pos)
 
#define USB_OTG_DCFG_DAD_1   (0x02UL << USB_OTG_DCFG_DAD_Pos)
 
#define USB_OTG_DCFG_DAD_2   (0x04UL << USB_OTG_DCFG_DAD_Pos)
 
#define USB_OTG_DCFG_DAD_3   (0x08UL << USB_OTG_DCFG_DAD_Pos)
 
#define USB_OTG_DCFG_DAD_4   (0x10UL << USB_OTG_DCFG_DAD_Pos)
 
#define USB_OTG_DCFG_DAD_5   (0x20UL << USB_OTG_DCFG_DAD_Pos)
 
#define USB_OTG_DCFG_DAD_6   (0x40UL << USB_OTG_DCFG_DAD_Pos)
 
#define USB_OTG_DCFG_PFIVL_Msk   (0x3UL << USB_OTG_DCFG_PFIVL_Pos)
 
#define USB_OTG_DCFG_PFIVL   USB_OTG_DCFG_PFIVL_Msk
 
#define USB_OTG_DCFG_PFIVL_0   (0x1UL << USB_OTG_DCFG_PFIVL_Pos)
 
#define USB_OTG_DCFG_PFIVL_1   (0x2UL << USB_OTG_DCFG_PFIVL_Pos)
 
#define USB_OTG_DCFG_PERSCHIVL_Msk   (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)
 
#define USB_OTG_DCFG_PERSCHIVL   USB_OTG_DCFG_PERSCHIVL_Msk
 
#define USB_OTG_DCFG_PERSCHIVL_0   (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)
 
#define USB_OTG_DCFG_PERSCHIVL_1   (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)
 
#define USB_OTG_PCGCR_STPPCLK_Msk   (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)
 
#define USB_OTG_PCGCR_STPPCLK   USB_OTG_PCGCR_STPPCLK_Msk
 
#define USB_OTG_PCGCR_GATEHCLK_Msk   (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)
 
#define USB_OTG_PCGCR_GATEHCLK   USB_OTG_PCGCR_GATEHCLK_Msk
 
#define USB_OTG_PCGCR_PHYSUSP_Msk   (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)
 
#define USB_OTG_PCGCR_PHYSUSP   USB_OTG_PCGCR_PHYSUSP_Msk
 
#define USB_OTG_GOTGINT_SEDET_Msk   (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)
 
#define USB_OTG_GOTGINT_SEDET   USB_OTG_GOTGINT_SEDET_Msk
 
#define USB_OTG_GOTGINT_SRSSCHG_Msk   (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)
 
#define USB_OTG_GOTGINT_SRSSCHG   USB_OTG_GOTGINT_SRSSCHG_Msk
 
#define USB_OTG_GOTGINT_HNSSCHG_Msk   (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)
 
#define USB_OTG_GOTGINT_HNSSCHG   USB_OTG_GOTGINT_HNSSCHG_Msk
 
#define USB_OTG_GOTGINT_HNGDET_Msk   (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)
 
#define USB_OTG_GOTGINT_HNGDET   USB_OTG_GOTGINT_HNGDET_Msk
 
#define USB_OTG_GOTGINT_ADTOCHG_Msk   (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)
 
#define USB_OTG_GOTGINT_ADTOCHG   USB_OTG_GOTGINT_ADTOCHG_Msk
 
#define USB_OTG_GOTGINT_DBCDNE_Msk   (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)
 
#define USB_OTG_GOTGINT_DBCDNE   USB_OTG_GOTGINT_DBCDNE_Msk
 
#define USB_OTG_GOTGINT_IDCHNG_Msk   (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos)
 
#define USB_OTG_GOTGINT_IDCHNG   USB_OTG_GOTGINT_IDCHNG_Msk
 
#define USB_OTG_DCTL_RWUSIG_Msk   (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)
 
#define USB_OTG_DCTL_RWUSIG   USB_OTG_DCTL_RWUSIG_Msk
 
#define USB_OTG_DCTL_SDIS_Msk   (0x1UL << USB_OTG_DCTL_SDIS_Pos)
 
#define USB_OTG_DCTL_SDIS   USB_OTG_DCTL_SDIS_Msk
 
#define USB_OTG_DCTL_GINSTS_Msk   (0x1UL << USB_OTG_DCTL_GINSTS_Pos)
 
#define USB_OTG_DCTL_GINSTS   USB_OTG_DCTL_GINSTS_Msk
 
#define USB_OTG_DCTL_GONSTS_Msk   (0x1UL << USB_OTG_DCTL_GONSTS_Pos)
 
#define USB_OTG_DCTL_GONSTS   USB_OTG_DCTL_GONSTS_Msk
 
#define USB_OTG_DCTL_TCTL_Msk   (0x7UL << USB_OTG_DCTL_TCTL_Pos)
 
#define USB_OTG_DCTL_TCTL   USB_OTG_DCTL_TCTL_Msk
 
#define USB_OTG_DCTL_TCTL_0   (0x1UL << USB_OTG_DCTL_TCTL_Pos)
 
#define USB_OTG_DCTL_TCTL_1   (0x2UL << USB_OTG_DCTL_TCTL_Pos)
 
#define USB_OTG_DCTL_TCTL_2   (0x4UL << USB_OTG_DCTL_TCTL_Pos)
 
#define USB_OTG_DCTL_SGINAK_Msk   (0x1UL << USB_OTG_DCTL_SGINAK_Pos)
 
#define USB_OTG_DCTL_SGINAK   USB_OTG_DCTL_SGINAK_Msk
 
#define USB_OTG_DCTL_CGINAK_Msk   (0x1UL << USB_OTG_DCTL_CGINAK_Pos)
 
#define USB_OTG_DCTL_CGINAK   USB_OTG_DCTL_CGINAK_Msk
 
#define USB_OTG_DCTL_SGONAK_Msk   (0x1UL << USB_OTG_DCTL_SGONAK_Pos)
 
#define USB_OTG_DCTL_SGONAK   USB_OTG_DCTL_SGONAK_Msk
 
#define USB_OTG_DCTL_CGONAK_Msk   (0x1UL << USB_OTG_DCTL_CGONAK_Pos)
 
#define USB_OTG_DCTL_CGONAK   USB_OTG_DCTL_CGONAK_Msk
 
#define USB_OTG_DCTL_POPRGDNE_Msk   (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)
 
#define USB_OTG_DCTL_POPRGDNE   USB_OTG_DCTL_POPRGDNE_Msk
 
#define USB_OTG_HFIR_FRIVL_Msk   (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)
 
#define USB_OTG_HFIR_FRIVL   USB_OTG_HFIR_FRIVL_Msk
 
#define USB_OTG_HFNUM_FRNUM_Msk   (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)
 
#define USB_OTG_HFNUM_FRNUM   USB_OTG_HFNUM_FRNUM_Msk
 
#define USB_OTG_HFNUM_FTREM_Msk   (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)
 
#define USB_OTG_HFNUM_FTREM   USB_OTG_HFNUM_FTREM_Msk
 
#define USB_OTG_DSTS_SUSPSTS_Msk   (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)
 
#define USB_OTG_DSTS_SUSPSTS   USB_OTG_DSTS_SUSPSTS_Msk
 
#define USB_OTG_DSTS_ENUMSPD_Msk   (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)
 
#define USB_OTG_DSTS_ENUMSPD   USB_OTG_DSTS_ENUMSPD_Msk
 
#define USB_OTG_DSTS_ENUMSPD_0   (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)
 
#define USB_OTG_DSTS_ENUMSPD_1   (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)
 
#define USB_OTG_DSTS_EERR_Msk   (0x1UL << USB_OTG_DSTS_EERR_Pos)
 
#define USB_OTG_DSTS_EERR   USB_OTG_DSTS_EERR_Msk
 
#define USB_OTG_DSTS_FNSOF_Msk   (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)
 
#define USB_OTG_DSTS_FNSOF   USB_OTG_DSTS_FNSOF_Msk
 
#define USB_OTG_GAHBCFG_GINT_Msk   (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)
 
#define USB_OTG_GAHBCFG_GINT   USB_OTG_GAHBCFG_GINT_Msk
 
#define USB_OTG_GAHBCFG_HBSTLEN_Msk   (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
 
#define USB_OTG_GAHBCFG_HBSTLEN   USB_OTG_GAHBCFG_HBSTLEN_Msk
 
#define USB_OTG_GAHBCFG_HBSTLEN_0   (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
 
#define USB_OTG_GAHBCFG_HBSTLEN_1   (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
 
#define USB_OTG_GAHBCFG_HBSTLEN_2   (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
 
#define USB_OTG_GAHBCFG_HBSTLEN_3   (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
 
#define USB_OTG_GAHBCFG_HBSTLEN_4   (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
 
#define USB_OTG_GAHBCFG_DMAEN_Msk   (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)
 
#define USB_OTG_GAHBCFG_DMAEN   USB_OTG_GAHBCFG_DMAEN_Msk
 
#define USB_OTG_GAHBCFG_TXFELVL_Msk   (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)
 
#define USB_OTG_GAHBCFG_TXFELVL   USB_OTG_GAHBCFG_TXFELVL_Msk
 
#define USB_OTG_GAHBCFG_PTXFELVL_Msk   (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)
 
#define USB_OTG_GAHBCFG_PTXFELVL   USB_OTG_GAHBCFG_PTXFELVL_Msk
 
#define USB_OTG_GUSBCFG_TOCAL_Msk   (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)
 
#define USB_OTG_GUSBCFG_TOCAL   USB_OTG_GUSBCFG_TOCAL_Msk
 
#define USB_OTG_GUSBCFG_TOCAL_0   (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)
 
#define USB_OTG_GUSBCFG_TOCAL_1   (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)
 
#define USB_OTG_GUSBCFG_TOCAL_2   (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)
 
#define USB_OTG_GUSBCFG_PHYSEL_Msk   (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)
 
#define USB_OTG_GUSBCFG_PHYSEL   USB_OTG_GUSBCFG_PHYSEL_Msk
 
#define USB_OTG_GUSBCFG_SRPCAP_Msk   (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)
 
#define USB_OTG_GUSBCFG_SRPCAP   USB_OTG_GUSBCFG_SRPCAP_Msk
 
#define USB_OTG_GUSBCFG_HNPCAP_Msk   (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)
 
#define USB_OTG_GUSBCFG_HNPCAP   USB_OTG_GUSBCFG_HNPCAP_Msk
 
#define USB_OTG_GUSBCFG_TRDT_Msk   (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)
 
#define USB_OTG_GUSBCFG_TRDT   USB_OTG_GUSBCFG_TRDT_Msk
 
#define USB_OTG_GUSBCFG_TRDT_0   (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)
 
#define USB_OTG_GUSBCFG_TRDT_1   (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)
 
#define USB_OTG_GUSBCFG_TRDT_2   (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)
 
#define USB_OTG_GUSBCFG_TRDT_3   (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)
 
#define USB_OTG_GUSBCFG_PHYLPCS_Msk   (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)
 
#define USB_OTG_GUSBCFG_PHYLPCS   USB_OTG_GUSBCFG_PHYLPCS_Msk
 
#define USB_OTG_GUSBCFG_ULPIFSLS_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)
 
#define USB_OTG_GUSBCFG_ULPIFSLS   USB_OTG_GUSBCFG_ULPIFSLS_Msk
 
#define USB_OTG_GUSBCFG_ULPIAR_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)
 
#define USB_OTG_GUSBCFG_ULPIAR   USB_OTG_GUSBCFG_ULPIAR_Msk
 
#define USB_OTG_GUSBCFG_ULPICSM_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)
 
#define USB_OTG_GUSBCFG_ULPICSM   USB_OTG_GUSBCFG_ULPICSM_Msk
 
#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)
 
#define USB_OTG_GUSBCFG_ULPIEVBUSD   USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
 
#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)
 
#define USB_OTG_GUSBCFG_ULPIEVBUSI   USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
 
#define USB_OTG_GUSBCFG_TSDPS_Msk   (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)
 
#define USB_OTG_GUSBCFG_TSDPS   USB_OTG_GUSBCFG_TSDPS_Msk
 
#define USB_OTG_GUSBCFG_PCCI_Msk   (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)
 
#define USB_OTG_GUSBCFG_PCCI   USB_OTG_GUSBCFG_PCCI_Msk
 
#define USB_OTG_GUSBCFG_PTCI_Msk   (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)
 
#define USB_OTG_GUSBCFG_PTCI   USB_OTG_GUSBCFG_PTCI_Msk
 
#define USB_OTG_GUSBCFG_ULPIIPD_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)
 
#define USB_OTG_GUSBCFG_ULPIIPD   USB_OTG_GUSBCFG_ULPIIPD_Msk
 
#define USB_OTG_GUSBCFG_FHMOD_Msk   (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)
 
#define USB_OTG_GUSBCFG_FHMOD   USB_OTG_GUSBCFG_FHMOD_Msk
 
#define USB_OTG_GUSBCFG_FDMOD_Msk   (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)
 
#define USB_OTG_GUSBCFG_FDMOD   USB_OTG_GUSBCFG_FDMOD_Msk
 
#define USB_OTG_GUSBCFG_CTXPKT_Msk   (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)
 
#define USB_OTG_GUSBCFG_CTXPKT   USB_OTG_GUSBCFG_CTXPKT_Msk
 
#define USB_OTG_GRSTCTL_CSRST_Msk   (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)
 
#define USB_OTG_GRSTCTL_CSRST   USB_OTG_GRSTCTL_CSRST_Msk
 
#define USB_OTG_GRSTCTL_HSRST_Msk   (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)
 
#define USB_OTG_GRSTCTL_HSRST   USB_OTG_GRSTCTL_HSRST_Msk
 
#define USB_OTG_GRSTCTL_FCRST_Msk   (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)
 
#define USB_OTG_GRSTCTL_FCRST   USB_OTG_GRSTCTL_FCRST_Msk
 
#define USB_OTG_GRSTCTL_RXFFLSH_Msk   (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)
 
#define USB_OTG_GRSTCTL_RXFFLSH   USB_OTG_GRSTCTL_RXFFLSH_Msk
 
#define USB_OTG_GRSTCTL_TXFFLSH_Msk   (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)
 
#define USB_OTG_GRSTCTL_TXFFLSH   USB_OTG_GRSTCTL_TXFFLSH_Msk
 
#define USB_OTG_GRSTCTL_TXFNUM_Msk   (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)
 
#define USB_OTG_GRSTCTL_TXFNUM   USB_OTG_GRSTCTL_TXFNUM_Msk
 
#define USB_OTG_GRSTCTL_TXFNUM_0   (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
 
#define USB_OTG_GRSTCTL_TXFNUM_1   (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
 
#define USB_OTG_GRSTCTL_TXFNUM_2   (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
 
#define USB_OTG_GRSTCTL_TXFNUM_3   (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
 
#define USB_OTG_GRSTCTL_TXFNUM_4   (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
 
#define USB_OTG_GRSTCTL_DMAREQ_Msk   (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)
 
#define USB_OTG_GRSTCTL_DMAREQ   USB_OTG_GRSTCTL_DMAREQ_Msk
 
#define USB_OTG_GRSTCTL_AHBIDL_Msk   (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)
 
#define USB_OTG_GRSTCTL_AHBIDL   USB_OTG_GRSTCTL_AHBIDL_Msk
 
#define USB_OTG_DIEPMSK_XFRCM_Msk   (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)
 
#define USB_OTG_DIEPMSK_XFRCM   USB_OTG_DIEPMSK_XFRCM_Msk
 
#define USB_OTG_DIEPMSK_EPDM_Msk   (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)
 
#define USB_OTG_DIEPMSK_EPDM   USB_OTG_DIEPMSK_EPDM_Msk
 
#define USB_OTG_DIEPMSK_TOM_Msk   (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)
 
#define USB_OTG_DIEPMSK_TOM   USB_OTG_DIEPMSK_TOM_Msk
 
#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk   (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)
 
#define USB_OTG_DIEPMSK_ITTXFEMSK   USB_OTG_DIEPMSK_ITTXFEMSK_Msk
 
#define USB_OTG_DIEPMSK_INEPNMM_Msk   (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)
 
#define USB_OTG_DIEPMSK_INEPNMM   USB_OTG_DIEPMSK_INEPNMM_Msk
 
#define USB_OTG_DIEPMSK_INEPNEM_Msk   (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)
 
#define USB_OTG_DIEPMSK_INEPNEM   USB_OTG_DIEPMSK_INEPNEM_Msk
 
#define USB_OTG_DIEPMSK_TXFURM_Msk   (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)
 
#define USB_OTG_DIEPMSK_TXFURM   USB_OTG_DIEPMSK_TXFURM_Msk
 
#define USB_OTG_DIEPMSK_BIM_Msk   (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)
 
#define USB_OTG_DIEPMSK_BIM   USB_OTG_DIEPMSK_BIM_Msk
 
#define USB_OTG_HPTXSTS_PTXFSAVL_Msk   (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)
 
#define USB_OTG_HPTXSTS_PTXFSAVL   USB_OTG_HPTXSTS_PTXFSAVL_Msk
 
#define USB_OTG_HPTXSTS_PTXQSAV_Msk   (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
 
#define USB_OTG_HPTXSTS_PTXQSAV   USB_OTG_HPTXSTS_PTXQSAV_Msk
 
#define USB_OTG_HPTXSTS_PTXQSAV_0   (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
 
#define USB_OTG_HPTXSTS_PTXQSAV_1   (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
 
#define USB_OTG_HPTXSTS_PTXQSAV_2   (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
 
#define USB_OTG_HPTXSTS_PTXQSAV_3   (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
 
#define USB_OTG_HPTXSTS_PTXQSAV_4   (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
 
#define USB_OTG_HPTXSTS_PTXQSAV_5   (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
 
#define USB_OTG_HPTXSTS_PTXQSAV_6   (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
 
#define USB_OTG_HPTXSTS_PTXQSAV_7   (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
 
#define USB_OTG_HPTXSTS_PTXQTOP_Msk   (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
 
#define USB_OTG_HPTXSTS_PTXQTOP   USB_OTG_HPTXSTS_PTXQTOP_Msk
 
#define USB_OTG_HPTXSTS_PTXQTOP_0   (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
 
#define USB_OTG_HPTXSTS_PTXQTOP_1   (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
 
#define USB_OTG_HPTXSTS_PTXQTOP_2   (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
 
#define USB_OTG_HPTXSTS_PTXQTOP_3   (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
 
#define USB_OTG_HPTXSTS_PTXQTOP_4   (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
 
#define USB_OTG_HPTXSTS_PTXQTOP_5   (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
 
#define USB_OTG_HPTXSTS_PTXQTOP_6   (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
 
#define USB_OTG_HPTXSTS_PTXQTOP_7   (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
 
#define USB_OTG_HAINT_HAINT_Msk   (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)
 
#define USB_OTG_HAINT_HAINT   USB_OTG_HAINT_HAINT_Msk
 
#define USB_OTG_DOEPMSK_XFRCM_Msk   (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)
 
#define USB_OTG_DOEPMSK_XFRCM   USB_OTG_DOEPMSK_XFRCM_Msk
 
#define USB_OTG_DOEPMSK_EPDM_Msk   (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)
 
#define USB_OTG_DOEPMSK_EPDM   USB_OTG_DOEPMSK_EPDM_Msk
 
#define USB_OTG_DOEPMSK_AHBERRM_Msk   (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)
 
#define USB_OTG_DOEPMSK_AHBERRM   USB_OTG_DOEPMSK_AHBERRM_Msk
 
#define USB_OTG_DOEPMSK_STUPM_Msk   (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)
 
#define USB_OTG_DOEPMSK_STUPM   USB_OTG_DOEPMSK_STUPM_Msk
 
#define USB_OTG_DOEPMSK_OTEPDM_Msk   (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)
 
#define USB_OTG_DOEPMSK_OTEPDM   USB_OTG_DOEPMSK_OTEPDM_Msk
 
#define USB_OTG_DOEPMSK_OTEPSPRM_Msk   (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)
 
#define USB_OTG_DOEPMSK_OTEPSPRM   USB_OTG_DOEPMSK_OTEPSPRM_Msk
 
#define USB_OTG_DOEPMSK_B2BSTUP_Msk   (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)
 
#define USB_OTG_DOEPMSK_B2BSTUP   USB_OTG_DOEPMSK_B2BSTUP_Msk
 
#define USB_OTG_DOEPMSK_OPEM_Msk   (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)
 
#define USB_OTG_DOEPMSK_OPEM   USB_OTG_DOEPMSK_OPEM_Msk
 
#define USB_OTG_DOEPMSK_BOIM_Msk   (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)
 
#define USB_OTG_DOEPMSK_BOIM   USB_OTG_DOEPMSK_BOIM_Msk
 
#define USB_OTG_DOEPMSK_BERRM_Msk   (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)
 
#define USB_OTG_DOEPMSK_BERRM   USB_OTG_DOEPMSK_BERRM_Msk
 
#define USB_OTG_DOEPMSK_NAKM_Msk   (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)
 
#define USB_OTG_DOEPMSK_NAKM   USB_OTG_DOEPMSK_NAKM_Msk
 
#define USB_OTG_DOEPMSK_NYETM_Msk   (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)
 
#define USB_OTG_DOEPMSK_NYETM   USB_OTG_DOEPMSK_NYETM_Msk
 
#define USB_OTG_GINTSTS_CMOD_Msk   (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)
 
#define USB_OTG_GINTSTS_CMOD   USB_OTG_GINTSTS_CMOD_Msk
 
#define USB_OTG_GINTSTS_MMIS_Msk   (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)
 
#define USB_OTG_GINTSTS_MMIS   USB_OTG_GINTSTS_MMIS_Msk
 
#define USB_OTG_GINTSTS_OTGINT_Msk   (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)
 
#define USB_OTG_GINTSTS_OTGINT   USB_OTG_GINTSTS_OTGINT_Msk
 
#define USB_OTG_GINTSTS_SOF_Msk   (0x1UL << USB_OTG_GINTSTS_SOF_Pos)
 
#define USB_OTG_GINTSTS_SOF   USB_OTG_GINTSTS_SOF_Msk
 
#define USB_OTG_GINTSTS_RXFLVL_Msk   (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)
 
#define USB_OTG_GINTSTS_RXFLVL   USB_OTG_GINTSTS_RXFLVL_Msk
 
#define USB_OTG_GINTSTS_NPTXFE_Msk   (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)
 
#define USB_OTG_GINTSTS_NPTXFE   USB_OTG_GINTSTS_NPTXFE_Msk
 
#define USB_OTG_GINTSTS_GINAKEFF_Msk   (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)
 
#define USB_OTG_GINTSTS_GINAKEFF   USB_OTG_GINTSTS_GINAKEFF_Msk
 
#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk   (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)
 
#define USB_OTG_GINTSTS_BOUTNAKEFF   USB_OTG_GINTSTS_BOUTNAKEFF_Msk
 
#define USB_OTG_GINTSTS_ESUSP_Msk   (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)
 
#define USB_OTG_GINTSTS_ESUSP   USB_OTG_GINTSTS_ESUSP_Msk
 
#define USB_OTG_GINTSTS_USBSUSP_Msk   (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)
 
#define USB_OTG_GINTSTS_USBSUSP   USB_OTG_GINTSTS_USBSUSP_Msk
 
#define USB_OTG_GINTSTS_USBRST_Msk   (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)
 
#define USB_OTG_GINTSTS_USBRST   USB_OTG_GINTSTS_USBRST_Msk
 
#define USB_OTG_GINTSTS_ENUMDNE_Msk   (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)
 
#define USB_OTG_GINTSTS_ENUMDNE   USB_OTG_GINTSTS_ENUMDNE_Msk
 
#define USB_OTG_GINTSTS_ISOODRP_Msk   (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)
 
#define USB_OTG_GINTSTS_ISOODRP   USB_OTG_GINTSTS_ISOODRP_Msk
 
#define USB_OTG_GINTSTS_EOPF_Msk   (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)
 
#define USB_OTG_GINTSTS_EOPF   USB_OTG_GINTSTS_EOPF_Msk
 
#define USB_OTG_GINTSTS_IEPINT_Msk   (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)
 
#define USB_OTG_GINTSTS_IEPINT   USB_OTG_GINTSTS_IEPINT_Msk
 
#define USB_OTG_GINTSTS_OEPINT_Msk   (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)
 
#define USB_OTG_GINTSTS_OEPINT   USB_OTG_GINTSTS_OEPINT_Msk
 
#define USB_OTG_GINTSTS_IISOIXFR_Msk   (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)
 
#define USB_OTG_GINTSTS_IISOIXFR   USB_OTG_GINTSTS_IISOIXFR_Msk
 
#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk   (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)
 
#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT   USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
 
#define USB_OTG_GINTSTS_DATAFSUSP_Msk   (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)
 
#define USB_OTG_GINTSTS_DATAFSUSP   USB_OTG_GINTSTS_DATAFSUSP_Msk
 
#define USB_OTG_GINTSTS_RSTDET_Msk   (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos)
 
#define USB_OTG_GINTSTS_RSTDET   USB_OTG_GINTSTS_RSTDET_Msk
 
#define USB_OTG_GINTSTS_HPRTINT_Msk   (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)
 
#define USB_OTG_GINTSTS_HPRTINT   USB_OTG_GINTSTS_HPRTINT_Msk
 
#define USB_OTG_GINTSTS_HCINT_Msk   (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)
 
#define USB_OTG_GINTSTS_HCINT   USB_OTG_GINTSTS_HCINT_Msk
 
#define USB_OTG_GINTSTS_PTXFE_Msk   (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)
 
#define USB_OTG_GINTSTS_PTXFE   USB_OTG_GINTSTS_PTXFE_Msk
 
#define USB_OTG_GINTSTS_LPMINT_Msk   (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)
 
#define USB_OTG_GINTSTS_LPMINT   USB_OTG_GINTSTS_LPMINT_Msk
 
#define USB_OTG_GINTSTS_CIDSCHG_Msk   (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)
 
#define USB_OTG_GINTSTS_CIDSCHG   USB_OTG_GINTSTS_CIDSCHG_Msk
 
#define USB_OTG_GINTSTS_DISCINT_Msk   (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)
 
#define USB_OTG_GINTSTS_DISCINT   USB_OTG_GINTSTS_DISCINT_Msk
 
#define USB_OTG_GINTSTS_SRQINT_Msk   (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)
 
#define USB_OTG_GINTSTS_SRQINT   USB_OTG_GINTSTS_SRQINT_Msk
 
#define USB_OTG_GINTSTS_WKUINT_Msk   (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)
 
#define USB_OTG_GINTSTS_WKUINT   USB_OTG_GINTSTS_WKUINT_Msk
 
#define USB_OTG_GINTMSK_MMISM_Msk   (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)
 
#define USB_OTG_GINTMSK_MMISM   USB_OTG_GINTMSK_MMISM_Msk
 
#define USB_OTG_GINTMSK_OTGINT_Msk   (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)
 
#define USB_OTG_GINTMSK_OTGINT   USB_OTG_GINTMSK_OTGINT_Msk
 
#define USB_OTG_GINTMSK_SOFM_Msk   (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)
 
#define USB_OTG_GINTMSK_SOFM   USB_OTG_GINTMSK_SOFM_Msk
 
#define USB_OTG_GINTMSK_RXFLVLM_Msk   (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)
 
#define USB_OTG_GINTMSK_RXFLVLM   USB_OTG_GINTMSK_RXFLVLM_Msk
 
#define USB_OTG_GINTMSK_NPTXFEM_Msk   (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)
 
#define USB_OTG_GINTMSK_NPTXFEM   USB_OTG_GINTMSK_NPTXFEM_Msk
 
#define USB_OTG_GINTMSK_GINAKEFFM_Msk   (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)
 
#define USB_OTG_GINTMSK_GINAKEFFM   USB_OTG_GINTMSK_GINAKEFFM_Msk
 
#define USB_OTG_GINTMSK_GONAKEFFM_Msk   (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)
 
#define USB_OTG_GINTMSK_GONAKEFFM   USB_OTG_GINTMSK_GONAKEFFM_Msk
 
#define USB_OTG_GINTMSK_ESUSPM_Msk   (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)
 
#define USB_OTG_GINTMSK_ESUSPM   USB_OTG_GINTMSK_ESUSPM_Msk
 
#define USB_OTG_GINTMSK_USBSUSPM_Msk   (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)
 
#define USB_OTG_GINTMSK_USBSUSPM   USB_OTG_GINTMSK_USBSUSPM_Msk
 
#define USB_OTG_GINTMSK_USBRST_Msk   (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)
 
#define USB_OTG_GINTMSK_USBRST   USB_OTG_GINTMSK_USBRST_Msk
 
#define USB_OTG_GINTMSK_ENUMDNEM_Msk   (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)
 
#define USB_OTG_GINTMSK_ENUMDNEM   USB_OTG_GINTMSK_ENUMDNEM_Msk
 
#define USB_OTG_GINTMSK_ISOODRPM_Msk   (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)
 
#define USB_OTG_GINTMSK_ISOODRPM   USB_OTG_GINTMSK_ISOODRPM_Msk
 
#define USB_OTG_GINTMSK_EOPFM_Msk   (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)
 
#define USB_OTG_GINTMSK_EOPFM   USB_OTG_GINTMSK_EOPFM_Msk
 
#define USB_OTG_GINTMSK_EPMISM_Msk   (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)
 
#define USB_OTG_GINTMSK_EPMISM   USB_OTG_GINTMSK_EPMISM_Msk
 
#define USB_OTG_GINTMSK_IEPINT_Msk   (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)
 
#define USB_OTG_GINTMSK_IEPINT   USB_OTG_GINTMSK_IEPINT_Msk
 
#define USB_OTG_GINTMSK_OEPINT_Msk   (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)
 
#define USB_OTG_GINTMSK_OEPINT   USB_OTG_GINTMSK_OEPINT_Msk
 
#define USB_OTG_GINTMSK_IISOIXFRM_Msk   (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)
 
#define USB_OTG_GINTMSK_IISOIXFRM   USB_OTG_GINTMSK_IISOIXFRM_Msk
 
#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk   (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)
 
#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM   USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
 
#define USB_OTG_GINTMSK_FSUSPM_Msk   (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)
 
#define USB_OTG_GINTMSK_FSUSPM   USB_OTG_GINTMSK_FSUSPM_Msk
 
#define USB_OTG_GINTMSK_RSTDEM_Msk   (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos)
 
#define USB_OTG_GINTMSK_RSTDEM   USB_OTG_GINTMSK_RSTDEM_Msk
 
#define USB_OTG_GINTMSK_PRTIM_Msk   (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)
 
#define USB_OTG_GINTMSK_PRTIM   USB_OTG_GINTMSK_PRTIM_Msk
 
#define USB_OTG_GINTMSK_HCIM_Msk   (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)
 
#define USB_OTG_GINTMSK_HCIM   USB_OTG_GINTMSK_HCIM_Msk
 
#define USB_OTG_GINTMSK_PTXFEM_Msk   (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)
 
#define USB_OTG_GINTMSK_PTXFEM   USB_OTG_GINTMSK_PTXFEM_Msk
 
#define USB_OTG_GINTMSK_LPMINTM_Msk   (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)
 
#define USB_OTG_GINTMSK_LPMINTM   USB_OTG_GINTMSK_LPMINTM_Msk
 
#define USB_OTG_GINTMSK_CIDSCHGM_Msk   (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)
 
#define USB_OTG_GINTMSK_CIDSCHGM   USB_OTG_GINTMSK_CIDSCHGM_Msk
 
#define USB_OTG_GINTMSK_DISCINT_Msk   (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)
 
#define USB_OTG_GINTMSK_DISCINT   USB_OTG_GINTMSK_DISCINT_Msk
 
#define USB_OTG_GINTMSK_SRQIM_Msk   (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)
 
#define USB_OTG_GINTMSK_SRQIM   USB_OTG_GINTMSK_SRQIM_Msk
 
#define USB_OTG_GINTMSK_WUIM_Msk   (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)
 
#define USB_OTG_GINTMSK_WUIM   USB_OTG_GINTMSK_WUIM_Msk
 
#define USB_OTG_DAINT_IEPINT_Msk   (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)
 
#define USB_OTG_DAINT_IEPINT   USB_OTG_DAINT_IEPINT_Msk
 
#define USB_OTG_DAINT_OEPINT_Msk   (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)
 
#define USB_OTG_DAINT_OEPINT   USB_OTG_DAINT_OEPINT_Msk
 
#define USB_OTG_HAINTMSK_HAINTM_Msk   (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)
 
#define USB_OTG_HAINTMSK_HAINTM   USB_OTG_HAINTMSK_HAINTM_Msk
 
#define USB_OTG_GRXSTSP_EPNUM_Msk   (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)
 
#define USB_OTG_GRXSTSP_EPNUM   USB_OTG_GRXSTSP_EPNUM_Msk
 
#define USB_OTG_GRXSTSP_BCNT_Msk   (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)
 
#define USB_OTG_GRXSTSP_BCNT   USB_OTG_GRXSTSP_BCNT_Msk
 
#define USB_OTG_GRXSTSP_DPID_Msk   (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)
 
#define USB_OTG_GRXSTSP_DPID   USB_OTG_GRXSTSP_DPID_Msk
 
#define USB_OTG_GRXSTSP_PKTSTS_Msk   (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)
 
#define USB_OTG_GRXSTSP_PKTSTS   USB_OTG_GRXSTSP_PKTSTS_Msk
 
#define USB_OTG_DAINTMSK_IEPM_Msk   (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)
 
#define USB_OTG_DAINTMSK_IEPM   USB_OTG_DAINTMSK_IEPM_Msk
 
#define USB_OTG_DAINTMSK_OEPM_Msk   (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)
 
#define USB_OTG_DAINTMSK_OEPM   USB_OTG_DAINTMSK_OEPM_Msk
 
#define USB_OTG_CHNUM_Msk   (0xFUL << USB_OTG_CHNUM_Pos)
 
#define USB_OTG_CHNUM   USB_OTG_CHNUM_Msk
 
#define USB_OTG_CHNUM_0   (0x1UL << USB_OTG_CHNUM_Pos)
 
#define USB_OTG_CHNUM_1   (0x2UL << USB_OTG_CHNUM_Pos)
 
#define USB_OTG_CHNUM_2   (0x4UL << USB_OTG_CHNUM_Pos)
 
#define USB_OTG_CHNUM_3   (0x8UL << USB_OTG_CHNUM_Pos)
 
#define USB_OTG_BCNT_Msk   (0x7FFUL << USB_OTG_BCNT_Pos)
 
#define USB_OTG_BCNT   USB_OTG_BCNT_Msk
 
#define USB_OTG_DPID_Msk   (0x3UL << USB_OTG_DPID_Pos)
 
#define USB_OTG_DPID   USB_OTG_DPID_Msk
 
#define USB_OTG_DPID_0   (0x1UL << USB_OTG_DPID_Pos)
 
#define USB_OTG_DPID_1   (0x2UL << USB_OTG_DPID_Pos)
 
#define USB_OTG_PKTSTS_Msk   (0xFUL << USB_OTG_PKTSTS_Pos)
 
#define USB_OTG_PKTSTS   USB_OTG_PKTSTS_Msk
 
#define USB_OTG_PKTSTS_0   (0x1UL << USB_OTG_PKTSTS_Pos)
 
#define USB_OTG_PKTSTS_1   (0x2UL << USB_OTG_PKTSTS_Pos)
 
#define USB_OTG_PKTSTS_2   (0x4UL << USB_OTG_PKTSTS_Pos)
 
#define USB_OTG_PKTSTS_3   (0x8UL << USB_OTG_PKTSTS_Pos)
 
#define USB_OTG_EPNUM_Msk   (0xFUL << USB_OTG_EPNUM_Pos)
 
#define USB_OTG_EPNUM   USB_OTG_EPNUM_Msk
 
#define USB_OTG_EPNUM_0   (0x1UL << USB_OTG_EPNUM_Pos)
 
#define USB_OTG_EPNUM_1   (0x2UL << USB_OTG_EPNUM_Pos)
 
#define USB_OTG_EPNUM_2   (0x4UL << USB_OTG_EPNUM_Pos)
 
#define USB_OTG_EPNUM_3   (0x8UL << USB_OTG_EPNUM_Pos)
 
#define USB_OTG_FRMNUM_Msk   (0xFUL << USB_OTG_FRMNUM_Pos)
 
#define USB_OTG_FRMNUM   USB_OTG_FRMNUM_Msk
 
#define USB_OTG_FRMNUM_0   (0x1UL << USB_OTG_FRMNUM_Pos)
 
#define USB_OTG_FRMNUM_1   (0x2UL << USB_OTG_FRMNUM_Pos)
 
#define USB_OTG_FRMNUM_2   (0x4UL << USB_OTG_FRMNUM_Pos)
 
#define USB_OTG_FRMNUM_3   (0x8UL << USB_OTG_FRMNUM_Pos)
 
#define USB_OTG_GRXFSIZ_RXFD_Msk   (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)
 
#define USB_OTG_GRXFSIZ_RXFD   USB_OTG_GRXFSIZ_RXFD_Msk
 
#define USB_OTG_DVBUSDIS_VBUSDT_Msk   (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)
 
#define USB_OTG_DVBUSDIS_VBUSDT   USB_OTG_DVBUSDIS_VBUSDT_Msk
 
#define USB_OTG_NPTXFSA_Msk   (0xFFFFUL << USB_OTG_NPTXFSA_Pos)
 
#define USB_OTG_NPTXFSA   USB_OTG_NPTXFSA_Msk
 
#define USB_OTG_NPTXFD_Msk   (0xFFFFUL << USB_OTG_NPTXFD_Pos)
 
#define USB_OTG_NPTXFD   USB_OTG_NPTXFD_Msk
 
#define USB_OTG_TX0FSA_Msk   (0xFFFFUL << USB_OTG_TX0FSA_Pos)
 
#define USB_OTG_TX0FSA   USB_OTG_TX0FSA_Msk
 
#define USB_OTG_TX0FD_Msk   (0xFFFFUL << USB_OTG_TX0FD_Pos)
 
#define USB_OTG_TX0FD   USB_OTG_TX0FD_Msk
 
#define USB_OTG_DVBUSPULSE_DVBUSP_Msk   (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)
 
#define USB_OTG_DVBUSPULSE_DVBUSP   USB_OTG_DVBUSPULSE_DVBUSP_Msk
 
#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk   (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTXFSAV   USB_OTG_GNPTXSTS_NPTXFSAV_Msk
 
#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk   (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTQXSAV   USB_OTG_GNPTXSTS_NPTQXSAV_Msk
 
#define USB_OTG_GNPTXSTS_NPTQXSAV_0   (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTQXSAV_1   (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTQXSAV_2   (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTQXSAV_3   (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTQXSAV_4   (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTQXSAV_5   (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTQXSAV_6   (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTQXSAV_7   (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
 
#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk   (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
 
#define USB_OTG_GNPTXSTS_NPTXQTOP   USB_OTG_GNPTXSTS_NPTXQTOP_Msk
 
#define USB_OTG_GNPTXSTS_NPTXQTOP_0   (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
 
#define USB_OTG_GNPTXSTS_NPTXQTOP_1   (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
 
#define USB_OTG_GNPTXSTS_NPTXQTOP_2   (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
 
#define USB_OTG_GNPTXSTS_NPTXQTOP_3   (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
 
#define USB_OTG_GNPTXSTS_NPTXQTOP_4   (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
 
#define USB_OTG_GNPTXSTS_NPTXQTOP_5   (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
 
#define USB_OTG_GNPTXSTS_NPTXQTOP_6   (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
 
#define USB_OTG_DTHRCTL_NONISOTHREN_Msk   (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)
 
#define USB_OTG_DTHRCTL_NONISOTHREN   USB_OTG_DTHRCTL_NONISOTHREN_Msk
 
#define USB_OTG_DTHRCTL_ISOTHREN_Msk   (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)
 
#define USB_OTG_DTHRCTL_ISOTHREN   USB_OTG_DTHRCTL_ISOTHREN_Msk
 
#define USB_OTG_DTHRCTL_TXTHRLEN_Msk   (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_TXTHRLEN   USB_OTG_DTHRCTL_TXTHRLEN_Msk
 
#define USB_OTG_DTHRCTL_TXTHRLEN_0   (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_TXTHRLEN_1   (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_TXTHRLEN_2   (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_TXTHRLEN_3   (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_TXTHRLEN_4   (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_TXTHRLEN_5   (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_TXTHRLEN_6   (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_TXTHRLEN_7   (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_TXTHRLEN_8   (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHREN_Msk   (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHREN   USB_OTG_DTHRCTL_RXTHREN_Msk
 
#define USB_OTG_DTHRCTL_RXTHRLEN_Msk   (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHRLEN   USB_OTG_DTHRCTL_RXTHRLEN_Msk
 
#define USB_OTG_DTHRCTL_RXTHRLEN_0   (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHRLEN_1   (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHRLEN_2   (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHRLEN_3   (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHRLEN_4   (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHRLEN_5   (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHRLEN_6   (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHRLEN_7   (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_RXTHRLEN_8   (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
 
#define USB_OTG_DTHRCTL_ARPEN_Msk   (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)
 
#define USB_OTG_DTHRCTL_ARPEN   USB_OTG_DTHRCTL_ARPEN_Msk
 
#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk   (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)
 
#define USB_OTG_DIEPEMPMSK_INEPTXFEM   USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
 
#define USB_OTG_DEACHINT_IEP1INT_Msk   (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)
 
#define USB_OTG_DEACHINT_IEP1INT   USB_OTG_DEACHINT_IEP1INT_Msk
 
#define USB_OTG_DEACHINT_OEP1INT_Msk   (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)
 
#define USB_OTG_DEACHINT_OEP1INT   USB_OTG_DEACHINT_OEP1INT_Msk
 
#define USB_OTG_GCCFG_PWRDWN_Msk   (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)
 
#define USB_OTG_GCCFG_PWRDWN   USB_OTG_GCCFG_PWRDWN_Msk
 
#define USB_OTG_GCCFG_VBDEN_Msk   (0x1UL << USB_OTG_GCCFG_VBDEN_Pos)
 
#define USB_OTG_GCCFG_VBDEN   USB_OTG_GCCFG_VBDEN_Msk
 
#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk   (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)
 
#define USB_OTG_DEACHINTMSK_IEP1INTM   USB_OTG_DEACHINTMSK_IEP1INTM_Msk
 
#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk   (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)
 
#define USB_OTG_DEACHINTMSK_OEP1INTM   USB_OTG_DEACHINTMSK_OEP1INTM_Msk
 
#define USB_OTG_CID_PRODUCT_ID_Msk   (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)
 
#define USB_OTG_CID_PRODUCT_ID   USB_OTG_CID_PRODUCT_ID_Msk
 
#define USB_OTG_GLPMCFG_LPMEN_Msk   (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)
 
#define USB_OTG_GLPMCFG_LPMEN   USB_OTG_GLPMCFG_LPMEN_Msk
 
#define USB_OTG_GLPMCFG_LPMACK_Msk   (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)
 
#define USB_OTG_GLPMCFG_LPMACK   USB_OTG_GLPMCFG_LPMACK_Msk
 
#define USB_OTG_GLPMCFG_BESL_Msk   (0xFUL << USB_OTG_GLPMCFG_BESL_Pos)
 
#define USB_OTG_GLPMCFG_BESL   USB_OTG_GLPMCFG_BESL_Msk
 
#define USB_OTG_GLPMCFG_REMWAKE_Msk   (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)
 
#define USB_OTG_GLPMCFG_REMWAKE   USB_OTG_GLPMCFG_REMWAKE_Msk
 
#define USB_OTG_GLPMCFG_L1SSEN_Msk   (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)
 
#define USB_OTG_GLPMCFG_L1SSEN   USB_OTG_GLPMCFG_L1SSEN_Msk
 
#define USB_OTG_GLPMCFG_BESLTHRS_Msk   (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)
 
#define USB_OTG_GLPMCFG_BESLTHRS   USB_OTG_GLPMCFG_BESLTHRS_Msk
 
#define USB_OTG_GLPMCFG_L1DSEN_Msk   (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)
 
#define USB_OTG_GLPMCFG_L1DSEN   USB_OTG_GLPMCFG_L1DSEN_Msk
 
#define USB_OTG_GLPMCFG_LPMRSP_Msk   (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)
 
#define USB_OTG_GLPMCFG_LPMRSP   USB_OTG_GLPMCFG_LPMRSP_Msk
 
#define USB_OTG_GLPMCFG_SLPSTS_Msk   (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)
 
#define USB_OTG_GLPMCFG_SLPSTS   USB_OTG_GLPMCFG_SLPSTS_Msk
 
#define USB_OTG_GLPMCFG_L1RSMOK_Msk   (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)
 
#define USB_OTG_GLPMCFG_L1RSMOK   USB_OTG_GLPMCFG_L1RSMOK_Msk
 
#define USB_OTG_GLPMCFG_LPMCHIDX_Msk   (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)
 
#define USB_OTG_GLPMCFG_LPMCHIDX   USB_OTG_GLPMCFG_LPMCHIDX_Msk
 
#define USB_OTG_GLPMCFG_LPMRCNT_Msk   (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)
 
#define USB_OTG_GLPMCFG_LPMRCNT   USB_OTG_GLPMCFG_LPMRCNT_Msk
 
#define USB_OTG_GLPMCFG_SNDLPM_Msk   (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)
 
#define USB_OTG_GLPMCFG_SNDLPM   USB_OTG_GLPMCFG_SNDLPM_Msk
 
#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk   (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)
 
#define USB_OTG_GLPMCFG_LPMRCNTSTS   USB_OTG_GLPMCFG_LPMRCNTSTS_Msk
 
#define USB_OTG_GLPMCFG_ENBESL_Msk   (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)
 
#define USB_OTG_GLPMCFG_ENBESL   USB_OTG_GLPMCFG_ENBESL_Msk
 
#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)
 
#define USB_OTG_DIEPEACHMSK1_XFRCM   USB_OTG_DIEPEACHMSK1_XFRCM_Msk
 
#define USB_OTG_DIEPEACHMSK1_EPDM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)
 
#define USB_OTG_DIEPEACHMSK1_EPDM   USB_OTG_DIEPEACHMSK1_EPDM_Msk
 
#define USB_OTG_DIEPEACHMSK1_TOM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)
 
#define USB_OTG_DIEPEACHMSK1_TOM   USB_OTG_DIEPEACHMSK1_TOM_Msk
 
#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)
 
#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK   USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk
 
#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)
 
#define USB_OTG_DIEPEACHMSK1_INEPNMM   USB_OTG_DIEPEACHMSK1_INEPNMM_Msk
 
#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)
 
#define USB_OTG_DIEPEACHMSK1_INEPNEM   USB_OTG_DIEPEACHMSK1_INEPNEM_Msk
 
#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)
 
#define USB_OTG_DIEPEACHMSK1_TXFURM   USB_OTG_DIEPEACHMSK1_TXFURM_Msk
 
#define USB_OTG_DIEPEACHMSK1_BIM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)
 
#define USB_OTG_DIEPEACHMSK1_BIM   USB_OTG_DIEPEACHMSK1_BIM_Msk
 
#define USB_OTG_DIEPEACHMSK1_NAKM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)
 
#define USB_OTG_DIEPEACHMSK1_NAKM   USB_OTG_DIEPEACHMSK1_NAKM_Msk
 
#define USB_OTG_HPRT_PCSTS_Msk   (0x1UL << USB_OTG_HPRT_PCSTS_Pos)
 
#define USB_OTG_HPRT_PCSTS   USB_OTG_HPRT_PCSTS_Msk
 
#define USB_OTG_HPRT_PCDET_Msk   (0x1UL << USB_OTG_HPRT_PCDET_Pos)
 
#define USB_OTG_HPRT_PCDET   USB_OTG_HPRT_PCDET_Msk
 
#define USB_OTG_HPRT_PENA_Msk   (0x1UL << USB_OTG_HPRT_PENA_Pos)
 
#define USB_OTG_HPRT_PENA   USB_OTG_HPRT_PENA_Msk
 
#define USB_OTG_HPRT_PENCHNG_Msk   (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)
 
#define USB_OTG_HPRT_PENCHNG   USB_OTG_HPRT_PENCHNG_Msk
 
#define USB_OTG_HPRT_POCA_Msk   (0x1UL << USB_OTG_HPRT_POCA_Pos)
 
#define USB_OTG_HPRT_POCA   USB_OTG_HPRT_POCA_Msk
 
#define USB_OTG_HPRT_POCCHNG_Msk   (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)
 
#define USB_OTG_HPRT_POCCHNG   USB_OTG_HPRT_POCCHNG_Msk
 
#define USB_OTG_HPRT_PRES_Msk   (0x1UL << USB_OTG_HPRT_PRES_Pos)
 
#define USB_OTG_HPRT_PRES   USB_OTG_HPRT_PRES_Msk
 
#define USB_OTG_HPRT_PSUSP_Msk   (0x1UL << USB_OTG_HPRT_PSUSP_Pos)
 
#define USB_OTG_HPRT_PSUSP   USB_OTG_HPRT_PSUSP_Msk
 
#define USB_OTG_HPRT_PRST_Msk   (0x1UL << USB_OTG_HPRT_PRST_Pos)
 
#define USB_OTG_HPRT_PRST   USB_OTG_HPRT_PRST_Msk
 
#define USB_OTG_HPRT_PLSTS_Msk   (0x3UL << USB_OTG_HPRT_PLSTS_Pos)
 
#define USB_OTG_HPRT_PLSTS   USB_OTG_HPRT_PLSTS_Msk
 
#define USB_OTG_HPRT_PLSTS_0   (0x1UL << USB_OTG_HPRT_PLSTS_Pos)
 
#define USB_OTG_HPRT_PLSTS_1   (0x2UL << USB_OTG_HPRT_PLSTS_Pos)
 
#define USB_OTG_HPRT_PPWR_Msk   (0x1UL << USB_OTG_HPRT_PPWR_Pos)
 
#define USB_OTG_HPRT_PPWR   USB_OTG_HPRT_PPWR_Msk
 
#define USB_OTG_HPRT_PTCTL_Msk   (0xFUL << USB_OTG_HPRT_PTCTL_Pos)
 
#define USB_OTG_HPRT_PTCTL   USB_OTG_HPRT_PTCTL_Msk
 
#define USB_OTG_HPRT_PTCTL_0   (0x1UL << USB_OTG_HPRT_PTCTL_Pos)
 
#define USB_OTG_HPRT_PTCTL_1   (0x2UL << USB_OTG_HPRT_PTCTL_Pos)
 
#define USB_OTG_HPRT_PTCTL_2   (0x4UL << USB_OTG_HPRT_PTCTL_Pos)
 
#define USB_OTG_HPRT_PTCTL_3   (0x8UL << USB_OTG_HPRT_PTCTL_Pos)
 
#define USB_OTG_HPRT_PSPD_Msk   (0x3UL << USB_OTG_HPRT_PSPD_Pos)
 
#define USB_OTG_HPRT_PSPD   USB_OTG_HPRT_PSPD_Msk
 
#define USB_OTG_HPRT_PSPD_0   (0x1UL << USB_OTG_HPRT_PSPD_Pos)
 
#define USB_OTG_HPRT_PSPD_1   (0x2UL << USB_OTG_HPRT_PSPD_Pos)
 
#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_XFRCM   USB_OTG_DOEPEACHMSK1_XFRCM_Msk
 
#define USB_OTG_DOEPEACHMSK1_EPDM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_EPDM   USB_OTG_DOEPEACHMSK1_EPDM_Msk
 
#define USB_OTG_DOEPEACHMSK1_TOM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_TOM   USB_OTG_DOEPEACHMSK1_TOM_Msk
 
#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)
 
#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK   USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk
 
#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_INEPNMM   USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
 
#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_INEPNEM   USB_OTG_DOEPEACHMSK1_INEPNEM_Msk
 
#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_TXFURM   USB_OTG_DOEPEACHMSK1_TXFURM_Msk
 
#define USB_OTG_DOEPEACHMSK1_BIM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_BIM   USB_OTG_DOEPEACHMSK1_BIM_Msk
 
#define USB_OTG_DOEPEACHMSK1_BERRM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_BERRM   USB_OTG_DOEPEACHMSK1_BERRM_Msk
 
#define USB_OTG_DOEPEACHMSK1_NAKM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_NAKM   USB_OTG_DOEPEACHMSK1_NAKM_Msk
 
#define USB_OTG_DOEPEACHMSK1_NYETM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)
 
#define USB_OTG_DOEPEACHMSK1_NYETM   USB_OTG_DOEPEACHMSK1_NYETM_Msk
 
#define USB_OTG_HPTXFSIZ_PTXSA_Msk   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)
 
#define USB_OTG_HPTXFSIZ_PTXSA   USB_OTG_HPTXFSIZ_PTXSA_Msk
 
#define USB_OTG_HPTXFSIZ_PTXFD_Msk   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)
 
#define USB_OTG_HPTXFSIZ_PTXFD   USB_OTG_HPTXFSIZ_PTXFD_Msk
 
#define USB_OTG_DIEPCTL_MPSIZ_Msk   (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)
 
#define USB_OTG_DIEPCTL_MPSIZ   USB_OTG_DIEPCTL_MPSIZ_Msk
 
#define USB_OTG_DIEPCTL_USBAEP_Msk   (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)
 
#define USB_OTG_DIEPCTL_USBAEP   USB_OTG_DIEPCTL_USBAEP_Msk
 
#define USB_OTG_DIEPCTL_EONUM_DPID_Msk   (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)
 
#define USB_OTG_DIEPCTL_EONUM_DPID   USB_OTG_DIEPCTL_EONUM_DPID_Msk
 
#define USB_OTG_DIEPCTL_NAKSTS_Msk   (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)
 
#define USB_OTG_DIEPCTL_NAKSTS   USB_OTG_DIEPCTL_NAKSTS_Msk
 
#define USB_OTG_DIEPCTL_EPTYP_Msk   (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)
 
#define USB_OTG_DIEPCTL_EPTYP   USB_OTG_DIEPCTL_EPTYP_Msk
 
#define USB_OTG_DIEPCTL_EPTYP_0   (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)
 
#define USB_OTG_DIEPCTL_EPTYP_1   (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)
 
#define USB_OTG_DIEPCTL_STALL_Msk   (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)
 
#define USB_OTG_DIEPCTL_STALL   USB_OTG_DIEPCTL_STALL_Msk
 
#define USB_OTG_DIEPCTL_TXFNUM_Msk   (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)
 
#define USB_OTG_DIEPCTL_TXFNUM   USB_OTG_DIEPCTL_TXFNUM_Msk
 
#define USB_OTG_DIEPCTL_TXFNUM_0   (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
 
#define USB_OTG_DIEPCTL_TXFNUM_1   (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
 
#define USB_OTG_DIEPCTL_TXFNUM_2   (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
 
#define USB_OTG_DIEPCTL_TXFNUM_3   (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
 
#define USB_OTG_DIEPCTL_CNAK_Msk   (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)
 
#define USB_OTG_DIEPCTL_CNAK   USB_OTG_DIEPCTL_CNAK_Msk
 
#define USB_OTG_DIEPCTL_SNAK_Msk   (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)
 
#define USB_OTG_DIEPCTL_SNAK   USB_OTG_DIEPCTL_SNAK_Msk
 
#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk   (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)
 
#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM   USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
 
#define USB_OTG_DIEPCTL_SODDFRM_Msk   (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)
 
#define USB_OTG_DIEPCTL_SODDFRM   USB_OTG_DIEPCTL_SODDFRM_Msk
 
#define USB_OTG_DIEPCTL_EPDIS_Msk   (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)
 
#define USB_OTG_DIEPCTL_EPDIS   USB_OTG_DIEPCTL_EPDIS_Msk
 
#define USB_OTG_DIEPCTL_EPENA_Msk   (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)
 
#define USB_OTG_DIEPCTL_EPENA   USB_OTG_DIEPCTL_EPENA_Msk
 
#define USB_OTG_HCCHAR_MPSIZ_Msk   (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)
 
#define USB_OTG_HCCHAR_MPSIZ   USB_OTG_HCCHAR_MPSIZ_Msk
 
#define USB_OTG_HCCHAR_EPNUM_Msk   (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)
 
#define USB_OTG_HCCHAR_EPNUM   USB_OTG_HCCHAR_EPNUM_Msk
 
#define USB_OTG_HCCHAR_EPNUM_0   (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)
 
#define USB_OTG_HCCHAR_EPNUM_1   (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)
 
#define USB_OTG_HCCHAR_EPNUM_2   (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)
 
#define USB_OTG_HCCHAR_EPNUM_3   (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)
 
#define USB_OTG_HCCHAR_EPDIR_Msk   (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)
 
#define USB_OTG_HCCHAR_EPDIR   USB_OTG_HCCHAR_EPDIR_Msk
 
#define USB_OTG_HCCHAR_LSDEV_Msk   (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)
 
#define USB_OTG_HCCHAR_LSDEV   USB_OTG_HCCHAR_LSDEV_Msk
 
#define USB_OTG_HCCHAR_EPTYP_Msk   (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)
 
#define USB_OTG_HCCHAR_EPTYP   USB_OTG_HCCHAR_EPTYP_Msk
 
#define USB_OTG_HCCHAR_EPTYP_0   (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)
 
#define USB_OTG_HCCHAR_EPTYP_1   (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)
 
#define USB_OTG_HCCHAR_MC_Msk   (0x3UL << USB_OTG_HCCHAR_MC_Pos)
 
#define USB_OTG_HCCHAR_MC   USB_OTG_HCCHAR_MC_Msk
 
#define USB_OTG_HCCHAR_MC_0   (0x1UL << USB_OTG_HCCHAR_MC_Pos)
 
#define USB_OTG_HCCHAR_MC_1   (0x2UL << USB_OTG_HCCHAR_MC_Pos)
 
#define USB_OTG_HCCHAR_DAD_Msk   (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)
 
#define USB_OTG_HCCHAR_DAD   USB_OTG_HCCHAR_DAD_Msk
 
#define USB_OTG_HCCHAR_DAD_0   (0x01UL << USB_OTG_HCCHAR_DAD_Pos)
 
#define USB_OTG_HCCHAR_DAD_1   (0x02UL << USB_OTG_HCCHAR_DAD_Pos)
 
#define USB_OTG_HCCHAR_DAD_2   (0x04UL << USB_OTG_HCCHAR_DAD_Pos)
 
#define USB_OTG_HCCHAR_DAD_3   (0x08UL << USB_OTG_HCCHAR_DAD_Pos)
 
#define USB_OTG_HCCHAR_DAD_4   (0x10UL << USB_OTG_HCCHAR_DAD_Pos)
 
#define USB_OTG_HCCHAR_DAD_5   (0x20UL << USB_OTG_HCCHAR_DAD_Pos)
 
#define USB_OTG_HCCHAR_DAD_6   (0x40UL << USB_OTG_HCCHAR_DAD_Pos)
 
#define USB_OTG_HCCHAR_ODDFRM_Msk   (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)
 
#define USB_OTG_HCCHAR_ODDFRM   USB_OTG_HCCHAR_ODDFRM_Msk
 
#define USB_OTG_HCCHAR_CHDIS_Msk   (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)
 
#define USB_OTG_HCCHAR_CHDIS   USB_OTG_HCCHAR_CHDIS_Msk
 
#define USB_OTG_HCCHAR_CHENA_Msk   (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)
 
#define USB_OTG_HCCHAR_CHENA   USB_OTG_HCCHAR_CHENA_Msk
 
#define USB_OTG_HCSPLT_PRTADDR_Msk   (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)
 
#define USB_OTG_HCSPLT_PRTADDR   USB_OTG_HCSPLT_PRTADDR_Msk
 
#define USB_OTG_HCSPLT_PRTADDR_0   (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)
 
#define USB_OTG_HCSPLT_PRTADDR_1   (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)
 
#define USB_OTG_HCSPLT_PRTADDR_2   (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)
 
#define USB_OTG_HCSPLT_PRTADDR_3   (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)
 
#define USB_OTG_HCSPLT_PRTADDR_4   (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)
 
#define USB_OTG_HCSPLT_PRTADDR_5   (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)
 
#define USB_OTG_HCSPLT_PRTADDR_6   (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)
 
#define USB_OTG_HCSPLT_HUBADDR_Msk   (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)
 
#define USB_OTG_HCSPLT_HUBADDR   USB_OTG_HCSPLT_HUBADDR_Msk
 
#define USB_OTG_HCSPLT_HUBADDR_0   (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)
 
#define USB_OTG_HCSPLT_HUBADDR_1   (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)
 
#define USB_OTG_HCSPLT_HUBADDR_2   (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)
 
#define USB_OTG_HCSPLT_HUBADDR_3   (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)
 
#define USB_OTG_HCSPLT_HUBADDR_4   (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)
 
#define USB_OTG_HCSPLT_HUBADDR_5   (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)
 
#define USB_OTG_HCSPLT_HUBADDR_6   (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)
 
#define USB_OTG_HCSPLT_XACTPOS_Msk   (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)
 
#define USB_OTG_HCSPLT_XACTPOS   USB_OTG_HCSPLT_XACTPOS_Msk
 
#define USB_OTG_HCSPLT_XACTPOS_0   (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)
 
#define USB_OTG_HCSPLT_XACTPOS_1   (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)
 
#define USB_OTG_HCSPLT_COMPLSPLT_Msk   (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)
 
#define USB_OTG_HCSPLT_COMPLSPLT   USB_OTG_HCSPLT_COMPLSPLT_Msk
 
#define USB_OTG_HCSPLT_SPLITEN_Msk   (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)
 
#define USB_OTG_HCSPLT_SPLITEN   USB_OTG_HCSPLT_SPLITEN_Msk
 
#define USB_OTG_HCINT_XFRC_Msk   (0x1UL << USB_OTG_HCINT_XFRC_Pos)
 
#define USB_OTG_HCINT_XFRC   USB_OTG_HCINT_XFRC_Msk
 
#define USB_OTG_HCINT_CHH_Msk   (0x1UL << USB_OTG_HCINT_CHH_Pos)
 
#define USB_OTG_HCINT_CHH   USB_OTG_HCINT_CHH_Msk
 
#define USB_OTG_HCINT_AHBERR_Msk   (0x1UL << USB_OTG_HCINT_AHBERR_Pos)
 
#define USB_OTG_HCINT_AHBERR   USB_OTG_HCINT_AHBERR_Msk
 
#define USB_OTG_HCINT_STALL_Msk   (0x1UL << USB_OTG_HCINT_STALL_Pos)
 
#define USB_OTG_HCINT_STALL   USB_OTG_HCINT_STALL_Msk
 
#define USB_OTG_HCINT_NAK_Msk   (0x1UL << USB_OTG_HCINT_NAK_Pos)
 
#define USB_OTG_HCINT_NAK   USB_OTG_HCINT_NAK_Msk
 
#define USB_OTG_HCINT_ACK_Msk   (0x1UL << USB_OTG_HCINT_ACK_Pos)
 
#define USB_OTG_HCINT_ACK   USB_OTG_HCINT_ACK_Msk
 
#define USB_OTG_HCINT_NYET_Msk   (0x1UL << USB_OTG_HCINT_NYET_Pos)
 
#define USB_OTG_HCINT_NYET   USB_OTG_HCINT_NYET_Msk
 
#define USB_OTG_HCINT_TXERR_Msk   (0x1UL << USB_OTG_HCINT_TXERR_Pos)
 
#define USB_OTG_HCINT_TXERR   USB_OTG_HCINT_TXERR_Msk
 
#define USB_OTG_HCINT_BBERR_Msk   (0x1UL << USB_OTG_HCINT_BBERR_Pos)
 
#define USB_OTG_HCINT_BBERR   USB_OTG_HCINT_BBERR_Msk
 
#define USB_OTG_HCINT_FRMOR_Msk   (0x1UL << USB_OTG_HCINT_FRMOR_Pos)
 
#define USB_OTG_HCINT_FRMOR   USB_OTG_HCINT_FRMOR_Msk
 
#define USB_OTG_HCINT_DTERR_Msk   (0x1UL << USB_OTG_HCINT_DTERR_Pos)
 
#define USB_OTG_HCINT_DTERR   USB_OTG_HCINT_DTERR_Msk
 
#define USB_OTG_DIEPINT_XFRC_Msk   (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)
 
#define USB_OTG_DIEPINT_XFRC   USB_OTG_DIEPINT_XFRC_Msk
 
#define USB_OTG_DIEPINT_EPDISD_Msk   (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)
 
#define USB_OTG_DIEPINT_EPDISD   USB_OTG_DIEPINT_EPDISD_Msk
 
#define USB_OTG_DIEPINT_AHBERR_Msk   (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)
 
#define USB_OTG_DIEPINT_AHBERR   USB_OTG_DIEPINT_AHBERR_Msk
 
#define USB_OTG_DIEPINT_TOC_Msk   (0x1UL << USB_OTG_DIEPINT_TOC_Pos)
 
#define USB_OTG_DIEPINT_TOC   USB_OTG_DIEPINT_TOC_Msk
 
#define USB_OTG_DIEPINT_ITTXFE_Msk   (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)
 
#define USB_OTG_DIEPINT_ITTXFE   USB_OTG_DIEPINT_ITTXFE_Msk
 
#define USB_OTG_DIEPINT_INEPNM_Msk   (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)
 
#define USB_OTG_DIEPINT_INEPNM   USB_OTG_DIEPINT_INEPNM_Msk
 
#define USB_OTG_DIEPINT_INEPNE_Msk   (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)
 
#define USB_OTG_DIEPINT_INEPNE   USB_OTG_DIEPINT_INEPNE_Msk
 
#define USB_OTG_DIEPINT_TXFE_Msk   (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)
 
#define USB_OTG_DIEPINT_TXFE   USB_OTG_DIEPINT_TXFE_Msk
 
#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk   (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)
 
#define USB_OTG_DIEPINT_TXFIFOUDRN   USB_OTG_DIEPINT_TXFIFOUDRN_Msk
 
#define USB_OTG_DIEPINT_BNA_Msk   (0x1UL << USB_OTG_DIEPINT_BNA_Pos)
 
#define USB_OTG_DIEPINT_BNA   USB_OTG_DIEPINT_BNA_Msk
 
#define USB_OTG_DIEPINT_PKTDRPSTS_Msk   (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)
 
#define USB_OTG_DIEPINT_PKTDRPSTS   USB_OTG_DIEPINT_PKTDRPSTS_Msk
 
#define USB_OTG_DIEPINT_BERR_Msk   (0x1UL << USB_OTG_DIEPINT_BERR_Pos)
 
#define USB_OTG_DIEPINT_BERR   USB_OTG_DIEPINT_BERR_Msk
 
#define USB_OTG_DIEPINT_NAK_Msk   (0x1UL << USB_OTG_DIEPINT_NAK_Pos)
 
#define USB_OTG_DIEPINT_NAK   USB_OTG_DIEPINT_NAK_Msk
 
#define USB_OTG_HCINTMSK_XFRCM_Msk   (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)
 
#define USB_OTG_HCINTMSK_XFRCM   USB_OTG_HCINTMSK_XFRCM_Msk
 
#define USB_OTG_HCINTMSK_CHHM_Msk   (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)
 
#define USB_OTG_HCINTMSK_CHHM   USB_OTG_HCINTMSK_CHHM_Msk
 
#define USB_OTG_HCINTMSK_AHBERR_Msk   (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)
 
#define USB_OTG_HCINTMSK_AHBERR   USB_OTG_HCINTMSK_AHBERR_Msk
 
#define USB_OTG_HCINTMSK_STALLM_Msk   (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)
 
#define USB_OTG_HCINTMSK_STALLM   USB_OTG_HCINTMSK_STALLM_Msk
 
#define USB_OTG_HCINTMSK_NAKM_Msk   (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)
 
#define USB_OTG_HCINTMSK_NAKM   USB_OTG_HCINTMSK_NAKM_Msk
 
#define USB_OTG_HCINTMSK_ACKM_Msk   (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)
 
#define USB_OTG_HCINTMSK_ACKM   USB_OTG_HCINTMSK_ACKM_Msk
 
#define USB_OTG_HCINTMSK_NYET_Msk   (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)
 
#define USB_OTG_HCINTMSK_NYET   USB_OTG_HCINTMSK_NYET_Msk
 
#define USB_OTG_HCINTMSK_TXERRM_Msk   (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)
 
#define USB_OTG_HCINTMSK_TXERRM   USB_OTG_HCINTMSK_TXERRM_Msk
 
#define USB_OTG_HCINTMSK_BBERRM_Msk   (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)
 
#define USB_OTG_HCINTMSK_BBERRM   USB_OTG_HCINTMSK_BBERRM_Msk
 
#define USB_OTG_HCINTMSK_FRMORM_Msk   (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)
 
#define USB_OTG_HCINTMSK_FRMORM   USB_OTG_HCINTMSK_FRMORM_Msk
 
#define USB_OTG_HCINTMSK_DTERRM_Msk   (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)
 
#define USB_OTG_HCINTMSK_DTERRM   USB_OTG_HCINTMSK_DTERRM_Msk
 
#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk   (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)
 
#define USB_OTG_DIEPTSIZ_XFRSIZ   USB_OTG_DIEPTSIZ_XFRSIZ_Msk
 
#define USB_OTG_DIEPTSIZ_PKTCNT_Msk   (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)
 
#define USB_OTG_DIEPTSIZ_PKTCNT   USB_OTG_DIEPTSIZ_PKTCNT_Msk
 
#define USB_OTG_DIEPTSIZ_MULCNT_Msk   (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)
 
#define USB_OTG_DIEPTSIZ_MULCNT   USB_OTG_DIEPTSIZ_MULCNT_Msk
 
#define USB_OTG_HCTSIZ_XFRSIZ_Msk   (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)
 
#define USB_OTG_HCTSIZ_XFRSIZ   USB_OTG_HCTSIZ_XFRSIZ_Msk
 
#define USB_OTG_HCTSIZ_PKTCNT_Msk   (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)
 
#define USB_OTG_HCTSIZ_PKTCNT   USB_OTG_HCTSIZ_PKTCNT_Msk
 
#define USB_OTG_HCTSIZ_DOPING_Msk   (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)
 
#define USB_OTG_HCTSIZ_DOPING   USB_OTG_HCTSIZ_DOPING_Msk
 
#define USB_OTG_HCTSIZ_DPID_Msk   (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)
 
#define USB_OTG_HCTSIZ_DPID   USB_OTG_HCTSIZ_DPID_Msk
 
#define USB_OTG_HCTSIZ_DPID_0   (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)
 
#define USB_OTG_HCTSIZ_DPID_1   (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)
 
#define USB_OTG_DIEPDMA_DMAADDR_Msk   (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)
 
#define USB_OTG_DIEPDMA_DMAADDR   USB_OTG_DIEPDMA_DMAADDR_Msk
 
#define USB_OTG_HCDMA_DMAADDR_Msk   (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)
 
#define USB_OTG_HCDMA_DMAADDR   USB_OTG_HCDMA_DMAADDR_Msk
 
#define USB_OTG_DTXFSTS_INEPTFSAV_Msk   (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)
 
#define USB_OTG_DTXFSTS_INEPTFSAV   USB_OTG_DTXFSTS_INEPTFSAV_Msk
 
#define USB_OTG_DIEPTXF_INEPTXSA_Msk   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)
 
#define USB_OTG_DIEPTXF_INEPTXSA   USB_OTG_DIEPTXF_INEPTXSA_Msk
 
#define USB_OTG_DIEPTXF_INEPTXFD_Msk   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)
 
#define USB_OTG_DIEPTXF_INEPTXFD   USB_OTG_DIEPTXF_INEPTXFD_Msk
 
#define USB_OTG_DOEPCTL_MPSIZ_Msk   (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)
 
#define USB_OTG_DOEPCTL_MPSIZ   USB_OTG_DOEPCTL_MPSIZ_Msk /*!< Maximum packet size */
 
#define USB_OTG_DOEPCTL_USBAEP_Msk   (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)
 
#define USB_OTG_DOEPCTL_USBAEP   USB_OTG_DOEPCTL_USBAEP_Msk
 
#define USB_OTG_DOEPCTL_NAKSTS_Msk   (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)
 
#define USB_OTG_DOEPCTL_NAKSTS   USB_OTG_DOEPCTL_NAKSTS_Msk
 
#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk   (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)
 
#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM   USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
 
#define USB_OTG_DOEPCTL_SODDFRM_Msk   (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)
 
#define USB_OTG_DOEPCTL_SODDFRM   USB_OTG_DOEPCTL_SODDFRM_Msk
 
#define USB_OTG_DOEPCTL_EPTYP_Msk   (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)
 
#define USB_OTG_DOEPCTL_EPTYP   USB_OTG_DOEPCTL_EPTYP_Msk
 
#define USB_OTG_DOEPCTL_EPTYP_0   (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)
 
#define USB_OTG_DOEPCTL_EPTYP_1   (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)
 
#define USB_OTG_DOEPCTL_SNPM_Msk   (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)
 
#define USB_OTG_DOEPCTL_SNPM   USB_OTG_DOEPCTL_SNPM_Msk
 
#define USB_OTG_DOEPCTL_STALL_Msk   (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)
 
#define USB_OTG_DOEPCTL_STALL   USB_OTG_DOEPCTL_STALL_Msk
 
#define USB_OTG_DOEPCTL_CNAK_Msk   (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)
 
#define USB_OTG_DOEPCTL_CNAK   USB_OTG_DOEPCTL_CNAK_Msk
 
#define USB_OTG_DOEPCTL_SNAK_Msk   (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)
 
#define USB_OTG_DOEPCTL_SNAK   USB_OTG_DOEPCTL_SNAK_Msk
 
#define USB_OTG_DOEPCTL_EPDIS_Msk   (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)
 
#define USB_OTG_DOEPCTL_EPDIS   USB_OTG_DOEPCTL_EPDIS_Msk
 
#define USB_OTG_DOEPCTL_EPENA_Msk   (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)
 
#define USB_OTG_DOEPCTL_EPENA   USB_OTG_DOEPCTL_EPENA_Msk
 
#define USB_OTG_DOEPINT_XFRC_Msk   (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)
 
#define USB_OTG_DOEPINT_XFRC   USB_OTG_DOEPINT_XFRC_Msk
 
#define USB_OTG_DOEPINT_EPDISD_Msk   (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)
 
#define USB_OTG_DOEPINT_EPDISD   USB_OTG_DOEPINT_EPDISD_Msk
 
#define USB_OTG_DOEPINT_AHBERR_Msk   (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)
 
#define USB_OTG_DOEPINT_AHBERR   USB_OTG_DOEPINT_AHBERR_Msk
 
#define USB_OTG_DOEPINT_STUP_Msk   (0x1UL << USB_OTG_DOEPINT_STUP_Pos)
 
#define USB_OTG_DOEPINT_STUP   USB_OTG_DOEPINT_STUP_Msk
 
#define USB_OTG_DOEPINT_OTEPDIS_Msk   (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)
 
#define USB_OTG_DOEPINT_OTEPDIS   USB_OTG_DOEPINT_OTEPDIS_Msk
 
#define USB_OTG_DOEPINT_OTEPSPR_Msk   (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)
 
#define USB_OTG_DOEPINT_OTEPSPR   USB_OTG_DOEPINT_OTEPSPR_Msk
 
#define USB_OTG_DOEPINT_B2BSTUP_Msk   (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)
 
#define USB_OTG_DOEPINT_B2BSTUP   USB_OTG_DOEPINT_B2BSTUP_Msk
 
#define USB_OTG_DOEPINT_OUTPKTERR_Msk   (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)
 
#define USB_OTG_DOEPINT_OUTPKTERR   USB_OTG_DOEPINT_OUTPKTERR_Msk
 
#define USB_OTG_DOEPINT_NAK_Msk   (0x1UL << USB_OTG_DOEPINT_NAK_Pos)
 
#define USB_OTG_DOEPINT_NAK   USB_OTG_DOEPINT_NAK_Msk
 
#define USB_OTG_DOEPINT_NYET_Msk   (0x1UL << USB_OTG_DOEPINT_NYET_Pos)
 
#define USB_OTG_DOEPINT_NYET   USB_OTG_DOEPINT_NYET_Msk
 
#define USB_OTG_DOEPINT_STPKTRX_Msk   (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)
 
#define USB_OTG_DOEPINT_STPKTRX   USB_OTG_DOEPINT_STPKTRX_Msk
 
#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk   (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)
 
#define USB_OTG_DOEPTSIZ_XFRSIZ   USB_OTG_DOEPTSIZ_XFRSIZ_Msk
 
#define USB_OTG_DOEPTSIZ_PKTCNT_Msk   (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)
 
#define USB_OTG_DOEPTSIZ_PKTCNT   USB_OTG_DOEPTSIZ_PKTCNT_Msk
 
#define USB_OTG_DOEPTSIZ_STUPCNT_Msk   (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
 
#define USB_OTG_DOEPTSIZ_STUPCNT   USB_OTG_DOEPTSIZ_STUPCNT_Msk
 
#define USB_OTG_DOEPTSIZ_STUPCNT_0   (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
 
#define USB_OTG_DOEPTSIZ_STUPCNT_1   (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
 
#define USB_OTG_PCGCCTL_STOPCLK_Msk   (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)
 
#define USB_OTG_PCGCCTL_STOPCLK   USB_OTG_PCGCCTL_STOPCLK_Msk
 
#define USB_OTG_PCGCCTL_GATECLK_Msk   (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)
 
#define USB_OTG_PCGCCTL_GATECLK   USB_OTG_PCGCCTL_GATECLK_Msk
 
#define USB_OTG_PCGCCTL_PHYSUSP_Msk   (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)
 
#define USB_OTG_PCGCCTL_PHYSUSP   USB_OTG_PCGCCTL_PHYSUSP_Msk
 
#define JPEG_CONFR0_START_Msk   (0x1UL << JPEG_CONFR0_START_Pos)
 
#define JPEG_CONFR0_START   JPEG_CONFR0_START_Msk
 
#define JPEG_CONFR1_NF_Msk   (0x3UL << JPEG_CONFR1_NF_Pos)
 
#define JPEG_CONFR1_NF   JPEG_CONFR1_NF_Msk
 
#define JPEG_CONFR1_NF_0   (0x1UL << JPEG_CONFR1_NF_Pos)
 
#define JPEG_CONFR1_NF_1   (0x2UL << JPEG_CONFR1_NF_Pos)
 
#define JPEG_CONFR1_RE_Msk   (0x1UL << JPEG_CONFR1_RE_Pos)
 
#define JPEG_CONFR1_RE   JPEG_CONFR1_RE_Msk
 
#define JPEG_CONFR1_DE_Msk   (0x1UL << JPEG_CONFR1_DE_Pos)
 
#define JPEG_CONFR1_DE   JPEG_CONFR1_DE_Msk
 
#define JPEG_CONFR1_COLORSPACE_Msk   (0x3UL << JPEG_CONFR1_COLORSPACE_Pos)
 
#define JPEG_CONFR1_COLORSPACE   JPEG_CONFR1_COLORSPACE_Msk
 
#define JPEG_CONFR1_COLORSPACE_0   (0x1UL << JPEG_CONFR1_COLORSPACE_Pos)
 
#define JPEG_CONFR1_COLORSPACE_1   (0x2UL << JPEG_CONFR1_COLORSPACE_Pos)
 
#define JPEG_CONFR1_NS_Msk   (0x3UL << JPEG_CONFR1_NS_Pos)
 
#define JPEG_CONFR1_NS   JPEG_CONFR1_NS_Msk
 
#define JPEG_CONFR1_NS_0   (0x1UL << JPEG_CONFR1_NS_Pos)
 
#define JPEG_CONFR1_NS_1   (0x2UL << JPEG_CONFR1_NS_Pos)
 
#define JPEG_CONFR1_HDR_Msk   (0x1UL << JPEG_CONFR1_HDR_Pos)
 
#define JPEG_CONFR1_HDR   JPEG_CONFR1_HDR_Msk
 
#define JPEG_CONFR1_YSIZE_Msk   (0xFFFFUL << JPEG_CONFR1_YSIZE_Pos)
 
#define JPEG_CONFR1_YSIZE   JPEG_CONFR1_YSIZE_Msk
 
#define JPEG_CONFR2_NMCU_Msk   (0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos)
 
#define JPEG_CONFR2_NMCU   JPEG_CONFR2_NMCU_Msk
 
#define JPEG_CONFR3_NRST_Msk   (0xFFFFUL << JPEG_CONFR3_NRST_Pos)
 
#define JPEG_CONFR3_NRST   JPEG_CONFR3_NRST_Msk
 
#define JPEG_CONFR3_XSIZE_Msk   (0xFFFFUL << JPEG_CONFR3_XSIZE_Pos)
 
#define JPEG_CONFR3_XSIZE   JPEG_CONFR3_XSIZE_Msk
 
#define JPEG_CONFR4_HD_Msk   (0x1UL << JPEG_CONFR4_HD_Pos)
 
#define JPEG_CONFR4_HD   JPEG_CONFR4_HD_Msk
 
#define JPEG_CONFR4_HA_Msk   (0x1UL << JPEG_CONFR4_HA_Pos)
 
#define JPEG_CONFR4_HA   JPEG_CONFR4_HA_Msk
 
#define JPEG_CONFR4_QT_Msk   (0x3UL << JPEG_CONFR4_QT_Pos)
 
#define JPEG_CONFR4_QT   JPEG_CONFR4_QT_Msk
 
#define JPEG_CONFR4_QT_0   (0x1UL << JPEG_CONFR4_QT_Pos)
 
#define JPEG_CONFR4_QT_1   (0x2UL << JPEG_CONFR4_QT_Pos)
 
#define JPEG_CONFR4_NB_Msk   (0xFUL << JPEG_CONFR4_NB_Pos)
 
#define JPEG_CONFR4_NB   JPEG_CONFR4_NB_Msk
 
#define JPEG_CONFR4_NB_0   (0x1UL << JPEG_CONFR4_NB_Pos)
 
#define JPEG_CONFR4_NB_1   (0x2UL << JPEG_CONFR4_NB_Pos)
 
#define JPEG_CONFR4_NB_2   (0x4UL << JPEG_CONFR4_NB_Pos)
 
#define JPEG_CONFR4_NB_3   (0x8UL << JPEG_CONFR4_NB_Pos)
 
#define JPEG_CONFR4_VSF_Msk   (0xFUL << JPEG_CONFR4_VSF_Pos)
 
#define JPEG_CONFR4_VSF   JPEG_CONFR4_VSF_Msk
 
#define JPEG_CONFR4_VSF_0   (0x1UL << JPEG_CONFR4_VSF_Pos)
 
#define JPEG_CONFR4_VSF_1   (0x2UL << JPEG_CONFR4_VSF_Pos)
 
#define JPEG_CONFR4_VSF_2   (0x4UL << JPEG_CONFR4_VSF_Pos)
 
#define JPEG_CONFR4_VSF_3   (0x8UL << JPEG_CONFR4_VSF_Pos)
 
#define JPEG_CONFR4_HSF_Msk   (0xFUL << JPEG_CONFR4_HSF_Pos)
 
#define JPEG_CONFR4_HSF   JPEG_CONFR4_HSF_Msk
 
#define JPEG_CONFR4_HSF_0   (0x1UL << JPEG_CONFR4_HSF_Pos)
 
#define JPEG_CONFR4_HSF_1   (0x2UL << JPEG_CONFR4_HSF_Pos)
 
#define JPEG_CONFR4_HSF_2   (0x4UL << JPEG_CONFR4_HSF_Pos)
 
#define JPEG_CONFR4_HSF_3   (0x8UL << JPEG_CONFR4_HSF_Pos)
 
#define JPEG_CONFR5_HD_Msk   (0x1UL << JPEG_CONFR5_HD_Pos)
 
#define JPEG_CONFR5_HD   JPEG_CONFR5_HD_Msk
 
#define JPEG_CONFR5_HA_Msk   (0x1UL << JPEG_CONFR5_HA_Pos)
 
#define JPEG_CONFR5_HA   JPEG_CONFR5_HA_Msk
 
#define JPEG_CONFR5_QT_Msk   (0x3UL << JPEG_CONFR5_QT_Pos)
 
#define JPEG_CONFR5_QT   JPEG_CONFR5_QT_Msk
 
#define JPEG_CONFR5_QT_0   (0x1UL << JPEG_CONFR5_QT_Pos)
 
#define JPEG_CONFR5_QT_1   (0x2UL << JPEG_CONFR5_QT_Pos)
 
#define JPEG_CONFR5_NB_Msk   (0xFUL << JPEG_CONFR5_NB_Pos)
 
#define JPEG_CONFR5_NB   JPEG_CONFR5_NB_Msk
 
#define JPEG_CONFR5_NB_0   (0x1UL << JPEG_CONFR5_NB_Pos)
 
#define JPEG_CONFR5_NB_1   (0x2UL << JPEG_CONFR5_NB_Pos)
 
#define JPEG_CONFR5_NB_2   (0x4UL << JPEG_CONFR5_NB_Pos)
 
#define JPEG_CONFR5_NB_3   (0x8UL << JPEG_CONFR5_NB_Pos)
 
#define JPEG_CONFR5_VSF_Msk   (0xFUL << JPEG_CONFR5_VSF_Pos)
 
#define JPEG_CONFR5_VSF   JPEG_CONFR5_VSF_Msk
 
#define JPEG_CONFR5_VSF_0   (0x1UL << JPEG_CONFR5_VSF_Pos)
 
#define JPEG_CONFR5_VSF_1   (0x2UL << JPEG_CONFR5_VSF_Pos)
 
#define JPEG_CONFR5_VSF_2   (0x4UL << JPEG_CONFR5_VSF_Pos)
 
#define JPEG_CONFR5_VSF_3   (0x8UL << JPEG_CONFR5_VSF_Pos)
 
#define JPEG_CONFR5_HSF_Msk   (0xFUL << JPEG_CONFR5_HSF_Pos)
 
#define JPEG_CONFR5_HSF   JPEG_CONFR5_HSF_Msk
 
#define JPEG_CONFR5_HSF_0   (0x1UL << JPEG_CONFR5_HSF_Pos)
 
#define JPEG_CONFR5_HSF_1   (0x2UL << JPEG_CONFR5_HSF_Pos)
 
#define JPEG_CONFR5_HSF_2   (0x4UL << JPEG_CONFR5_HSF_Pos)
 
#define JPEG_CONFR5_HSF_3   (0x8UL << JPEG_CONFR5_HSF_Pos)
 
#define JPEG_CONFR6_HD_Msk   (0x1UL << JPEG_CONFR6_HD_Pos)
 
#define JPEG_CONFR6_HD   JPEG_CONFR6_HD_Msk
 
#define JPEG_CONFR6_HA_Msk   (0x1UL << JPEG_CONFR6_HA_Pos)
 
#define JPEG_CONFR6_HA   JPEG_CONFR6_HA_Msk
 
#define JPEG_CONFR6_QT_Msk   (0x3UL << JPEG_CONFR6_QT_Pos)
 
#define JPEG_CONFR6_QT   JPEG_CONFR6_QT_Msk
 
#define JPEG_CONFR6_QT_0   (0x1UL << JPEG_CONFR6_QT_Pos)
 
#define JPEG_CONFR6_QT_1   (0x2UL << JPEG_CONFR6_QT_Pos)
 
#define JPEG_CONFR6_NB_Msk   (0xFUL << JPEG_CONFR6_NB_Pos)
 
#define JPEG_CONFR6_NB   JPEG_CONFR6_NB_Msk
 
#define JPEG_CONFR6_NB_0   (0x1UL << JPEG_CONFR6_NB_Pos)
 
#define JPEG_CONFR6_NB_1   (0x2UL << JPEG_CONFR6_NB_Pos)
 
#define JPEG_CONFR6_NB_2   (0x4UL << JPEG_CONFR6_NB_Pos)
 
#define JPEG_CONFR6_NB_3   (0x8UL << JPEG_CONFR6_NB_Pos)
 
#define JPEG_CONFR6_VSF_Msk   (0xFUL << JPEG_CONFR6_VSF_Pos)
 
#define JPEG_CONFR6_VSF   JPEG_CONFR6_VSF_Msk
 
#define JPEG_CONFR6_VSF_0   (0x1UL << JPEG_CONFR6_VSF_Pos)
 
#define JPEG_CONFR6_VSF_1   (0x2UL << JPEG_CONFR6_VSF_Pos)
 
#define JPEG_CONFR6_VSF_2   (0x4UL << JPEG_CONFR6_VSF_Pos)
 
#define JPEG_CONFR6_VSF_3   (0x8UL << JPEG_CONFR6_VSF_Pos)
 
#define JPEG_CONFR6_HSF_Msk   (0xFUL << JPEG_CONFR6_HSF_Pos)
 
#define JPEG_CONFR6_HSF   JPEG_CONFR6_HSF_Msk
 
#define JPEG_CONFR6_HSF_0   (0x1UL << JPEG_CONFR6_HSF_Pos)
 
#define JPEG_CONFR6_HSF_1   (0x2UL << JPEG_CONFR6_HSF_Pos)
 
#define JPEG_CONFR6_HSF_2   (0x4UL << JPEG_CONFR6_HSF_Pos)
 
#define JPEG_CONFR6_HSF_3   (0x8UL << JPEG_CONFR6_HSF_Pos)
 
#define JPEG_CONFR7_HD_Msk   (0x1UL << JPEG_CONFR7_HD_Pos)
 
#define JPEG_CONFR7_HD   JPEG_CONFR7_HD_Msk
 
#define JPEG_CONFR7_HA_Msk   (0x1UL << JPEG_CONFR7_HA_Pos)
 
#define JPEG_CONFR7_HA   JPEG_CONFR7_HA_Msk
 
#define JPEG_CONFR7_QT_Msk   (0x3UL << JPEG_CONFR7_QT_Pos)
 
#define JPEG_CONFR7_QT   JPEG_CONFR7_QT_Msk
 
#define JPEG_CONFR7_QT_0   (0x1UL << JPEG_CONFR7_QT_Pos)
 
#define JPEG_CONFR7_QT_1   (0x2UL << JPEG_CONFR7_QT_Pos)
 
#define JPEG_CONFR7_NB_Msk   (0xFUL << JPEG_CONFR7_NB_Pos)
 
#define JPEG_CONFR7_NB   JPEG_CONFR7_NB_Msk
 
#define JPEG_CONFR7_NB_0   (0x1UL << JPEG_CONFR7_NB_Pos)
 
#define JPEG_CONFR7_NB_1   (0x2UL << JPEG_CONFR7_NB_Pos)
 
#define JPEG_CONFR7_NB_2   (0x4UL << JPEG_CONFR7_NB_Pos)
 
#define JPEG_CONFR7_NB_3   (0x8UL << JPEG_CONFR7_NB_Pos)
 
#define JPEG_CONFR7_VSF_Msk   (0xFUL << JPEG_CONFR7_VSF_Pos)
 
#define JPEG_CONFR7_VSF   JPEG_CONFR7_VSF_Msk
 
#define JPEG_CONFR7_VSF_0   (0x1UL << JPEG_CONFR7_VSF_Pos)
 
#define JPEG_CONFR7_VSF_1   (0x2UL << JPEG_CONFR7_VSF_Pos)
 
#define JPEG_CONFR7_VSF_2   (0x4UL << JPEG_CONFR7_VSF_Pos)
 
#define JPEG_CONFR7_VSF_3   (0x8UL << JPEG_CONFR7_VSF_Pos)
 
#define JPEG_CONFR7_HSF_Msk   (0xFUL << JPEG_CONFR7_HSF_Pos)
 
#define JPEG_CONFR7_HSF   JPEG_CONFR7_HSF_Msk
 
#define JPEG_CONFR7_HSF_0   (0x1UL << JPEG_CONFR7_HSF_Pos)
 
#define JPEG_CONFR7_HSF_1   (0x2UL << JPEG_CONFR7_HSF_Pos)
 
#define JPEG_CONFR7_HSF_2   (0x4UL << JPEG_CONFR7_HSF_Pos)
 
#define JPEG_CONFR7_HSF_3   (0x8UL << JPEG_CONFR7_HSF_Pos)
 
#define JPEG_CR_JCEN_Msk   (0x1UL << JPEG_CR_JCEN_Pos)
 
#define JPEG_CR_JCEN   JPEG_CR_JCEN_Msk
 
#define JPEG_CR_IFTIE_Msk   (0x1UL << JPEG_CR_IFTIE_Pos)
 
#define JPEG_CR_IFTIE   JPEG_CR_IFTIE_Msk
 
#define JPEG_CR_IFNFIE_Msk   (0x1UL << JPEG_CR_IFNFIE_Pos)
 
#define JPEG_CR_IFNFIE   JPEG_CR_IFNFIE_Msk
 
#define JPEG_CR_OFTIE_Msk   (0x1UL << JPEG_CR_OFTIE_Pos)
 
#define JPEG_CR_OFTIE   JPEG_CR_OFTIE_Msk
 
#define JPEG_CR_OFNEIE_Msk   (0x1UL << JPEG_CR_OFNEIE_Pos)
 
#define JPEG_CR_OFNEIE   JPEG_CR_OFNEIE_Msk
 
#define JPEG_CR_EOCIE_Msk   (0x1UL << JPEG_CR_EOCIE_Pos)
 
#define JPEG_CR_EOCIE   JPEG_CR_EOCIE_Msk
 
#define JPEG_CR_HPDIE_Msk   (0x1UL << JPEG_CR_HPDIE_Pos)
 
#define JPEG_CR_HPDIE   JPEG_CR_HPDIE_Msk
 
#define JPEG_CR_IDMAEN_Msk   (0x1UL << JPEG_CR_IDMAEN_Pos)
 
#define JPEG_CR_IDMAEN   JPEG_CR_IDMAEN_Msk
 
#define JPEG_CR_ODMAEN_Msk   (0x1UL << JPEG_CR_ODMAEN_Pos)
 
#define JPEG_CR_ODMAEN   JPEG_CR_ODMAEN_Msk
 
#define JPEG_CR_IFF_Msk   (0x1UL << JPEG_CR_IFF_Pos)
 
#define JPEG_CR_IFF   JPEG_CR_IFF_Msk
 
#define JPEG_CR_OFF_Msk   (0x1UL << JPEG_CR_OFF_Pos)
 
#define JPEG_CR_OFF   JPEG_CR_OFF_Msk
 
#define JPEG_SR_IFTF_Msk   (0x1UL << JPEG_SR_IFTF_Pos)
 
#define JPEG_SR_IFTF   JPEG_SR_IFTF_Msk
 
#define JPEG_SR_IFNFF_Msk   (0x1UL << JPEG_SR_IFNFF_Pos)
 
#define JPEG_SR_IFNFF   JPEG_SR_IFNFF_Msk
 
#define JPEG_SR_OFTF_Msk   (0x1UL << JPEG_SR_OFTF_Pos)
 
#define JPEG_SR_OFTF   JPEG_SR_OFTF_Msk
 
#define JPEG_SR_OFNEF_Msk   (0x1UL << JPEG_SR_OFNEF_Pos)
 
#define JPEG_SR_OFNEF   JPEG_SR_OFNEF_Msk
 
#define JPEG_SR_EOCF_Msk   (0x1UL << JPEG_SR_EOCF_Pos)
 
#define JPEG_SR_EOCF   JPEG_SR_EOCF_Msk
 
#define JPEG_SR_HPDF_Msk   (0x1UL << JPEG_SR_HPDF_Pos)
 
#define JPEG_SR_HPDF   JPEG_SR_HPDF_Msk
 
#define JPEG_SR_COF_Msk   (0x1UL << JPEG_SR_COF_Pos)
 
#define JPEG_SR_COF   JPEG_SR_COF_Msk
 
#define JPEG_CFR_CEOCF_Msk   (0x1UL << JPEG_CFR_CEOCF_Pos)
 
#define JPEG_CFR_CEOCF   JPEG_CFR_CEOCF_Msk
 
#define JPEG_CFR_CHPDF_Msk   (0x1UL << JPEG_CFR_CHPDF_Pos)
 
#define JPEG_CFR_CHPDF   JPEG_CFR_CHPDF_Msk
 
#define JPEG_DIR_DATAIN_Msk   (0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos)
 
#define JPEG_DIR_DATAIN   JPEG_DIR_DATAIN_Msk
 
#define JPEG_DOR_DATAOUT_Msk   (0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos)
 
#define JPEG_DOR_DATAOUT   JPEG_DOR_DATAOUT_Msk
 
#define MDIOS_CR_EN_Msk   (0x1UL << MDIOS_CR_EN_Pos)
 
#define MDIOS_CR_EN   MDIOS_CR_EN_Msk
 
#define MDIOS_CR_WRIE_Msk   (0x1UL << MDIOS_CR_WRIE_Pos)
 
#define MDIOS_CR_WRIE   MDIOS_CR_WRIE_Msk
 
#define MDIOS_CR_RDIE_Msk   (0x1UL << MDIOS_CR_RDIE_Pos)
 
#define MDIOS_CR_RDIE   MDIOS_CR_RDIE_Msk
 
#define MDIOS_CR_EIE_Msk   (0x1UL << MDIOS_CR_EIE_Pos)
 
#define MDIOS_CR_EIE   MDIOS_CR_EIE_Msk
 
#define MDIOS_CR_DPC_Msk   (0x1UL << MDIOS_CR_DPC_Pos)
 
#define MDIOS_CR_DPC   MDIOS_CR_DPC_Msk
 
#define MDIOS_CR_PORT_ADDRESS_Msk   (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos)
 
#define MDIOS_CR_PORT_ADDRESS   MDIOS_CR_PORT_ADDRESS_Msk
 
#define MDIOS_CR_PORT_ADDRESS_0   (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos)
 
#define MDIOS_CR_PORT_ADDRESS_1   (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos)
 
#define MDIOS_CR_PORT_ADDRESS_2   (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos)
 
#define MDIOS_CR_PORT_ADDRESS_3   (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos)
 
#define MDIOS_CR_PORT_ADDRESS_4   (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos)
 
#define MDIOS_WRFR_WRF_Msk   (0xFFFFFFFFUL << MDIOS_WRFR_WRF_Pos)
 
#define MDIOS_WRFR_WRF   MDIOS_WRFR_WRF_Msk
 
#define MDIOS_CWRFR_CWRF_Msk   (0xFFFFFFFFUL << MDIOS_CWRFR_CWRF_Pos)
 
#define MDIOS_CWRFR_CWRF   MDIOS_CWRFR_CWRF_Msk
 
#define MDIOS_RDFR_RDF_Msk   (0xFFFFFFFFUL << MDIOS_RDFR_RDF_Pos)
 
#define MDIOS_RDFR_RDF   MDIOS_RDFR_RDF_Msk
 
#define MDIOS_CRDFR_CRDF_Msk   (0xFFFFFFFFUL << MDIOS_CRDFR_CRDF_Pos)
 
#define MDIOS_CRDFR_CRDF   MDIOS_CRDFR_CRDF_Msk
 
#define MDIOS_SR_PERF_Msk   (0x1UL << MDIOS_SR_PERF_Pos)
 
#define MDIOS_SR_PERF   MDIOS_SR_PERF_Msk
 
#define MDIOS_SR_SERF_Msk   (0x1UL << MDIOS_SR_SERF_Pos)
 
#define MDIOS_SR_SERF   MDIOS_SR_SERF_Msk
 
#define MDIOS_SR_TERF_Msk   (0x1UL << MDIOS_SR_TERF_Pos)
 
#define MDIOS_SR_TERF   MDIOS_SR_TERF_Msk
 
#define MDIOS_CLRFR_CPERF_Msk   (0x1UL << MDIOS_CLRFR_CPERF_Pos)
 
#define MDIOS_CLRFR_CPERF   MDIOS_CLRFR_CPERF_Msk
 
#define MDIOS_CLRFR_CSERF_Msk   (0x1UL << MDIOS_CLRFR_CSERF_Pos)
 
#define MDIOS_CLRFR_CSERF   MDIOS_CLRFR_CSERF_Msk
 
#define MDIOS_CLRFR_CTERF_Msk   (0x1UL << MDIOS_CLRFR_CTERF_Pos)
 
#define MDIOS_CLRFR_CTERF   MDIOS_CLRFR_CTERF_Msk
 

Detailed Description

Macro Definition Documentation

◆ ADC_CCR_ADCPRE

#define ADC_CCR_ADCPRE   ADC_CCR_ADCPRE_Msk

ADCPRE[1:0] bits (ADC prescaler)

◆ ADC_CCR_ADCPRE_0

#define ADC_CCR_ADCPRE_0   (0x1UL << ADC_CCR_ADCPRE_Pos)

0x00010000

◆ ADC_CCR_ADCPRE_1

#define ADC_CCR_ADCPRE_1   (0x2UL << ADC_CCR_ADCPRE_Pos)

0x00020000

◆ ADC_CCR_ADCPRE_Msk

#define ADC_CCR_ADCPRE_Msk   (0x3UL << ADC_CCR_ADCPRE_Pos)

0x00030000

◆ ADC_CCR_DDS

#define ADC_CCR_DDS   ADC_CCR_DDS_Msk

DMA disable selection (Multi-ADC mode)

◆ ADC_CCR_DDS_Msk

#define ADC_CCR_DDS_Msk   (0x1UL << ADC_CCR_DDS_Pos)

0x00002000

◆ ADC_CCR_DELAY

#define ADC_CCR_DELAY   ADC_CCR_DELAY_Msk

DELAY[3:0] bits (Delay between 2 sampling phases)

◆ ADC_CCR_DELAY_0

#define ADC_CCR_DELAY_0   (0x1UL << ADC_CCR_DELAY_Pos)

0x00000100

◆ ADC_CCR_DELAY_1

#define ADC_CCR_DELAY_1   (0x2UL << ADC_CCR_DELAY_Pos)

0x00000200

◆ ADC_CCR_DELAY_2

#define ADC_CCR_DELAY_2   (0x4UL << ADC_CCR_DELAY_Pos)

0x00000400

◆ ADC_CCR_DELAY_3

#define ADC_CCR_DELAY_3   (0x8UL << ADC_CCR_DELAY_Pos)

0x00000800

◆ ADC_CCR_DELAY_Msk

#define ADC_CCR_DELAY_Msk   (0xFUL << ADC_CCR_DELAY_Pos)

0x00000F00

◆ ADC_CCR_DMA

#define ADC_CCR_DMA   ADC_CCR_DMA_Msk

DMA[1:0] bits (Direct Memory Access mode for multimode)

◆ ADC_CCR_DMA_0

#define ADC_CCR_DMA_0   (0x1UL << ADC_CCR_DMA_Pos)

0x00004000

◆ ADC_CCR_DMA_1

#define ADC_CCR_DMA_1   (0x2UL << ADC_CCR_DMA_Pos)

0x00008000

◆ ADC_CCR_DMA_Msk

#define ADC_CCR_DMA_Msk   (0x3UL << ADC_CCR_DMA_Pos)

0x0000C000

◆ ADC_CCR_MULTI

#define ADC_CCR_MULTI   ADC_CCR_MULTI_Msk

MULTI[4:0] bits (Multi-ADC mode selection)

◆ ADC_CCR_MULTI_0

#define ADC_CCR_MULTI_0   (0x01UL << ADC_CCR_MULTI_Pos)

0x00000001

◆ ADC_CCR_MULTI_1

#define ADC_CCR_MULTI_1   (0x02UL << ADC_CCR_MULTI_Pos)

0x00000002

◆ ADC_CCR_MULTI_2

#define ADC_CCR_MULTI_2   (0x04UL << ADC_CCR_MULTI_Pos)

0x00000004

◆ ADC_CCR_MULTI_3

#define ADC_CCR_MULTI_3   (0x08UL << ADC_CCR_MULTI_Pos)

0x00000008

◆ ADC_CCR_MULTI_4

#define ADC_CCR_MULTI_4   (0x10UL << ADC_CCR_MULTI_Pos)

0x00000010

◆ ADC_CCR_MULTI_Msk

#define ADC_CCR_MULTI_Msk   (0x1FUL << ADC_CCR_MULTI_Pos)

0x0000001F

◆ ADC_CCR_TSVREFE

#define ADC_CCR_TSVREFE   ADC_CCR_TSVREFE_Msk

Temperature Sensor and VREFINT Enable

◆ ADC_CCR_TSVREFE_Msk

#define ADC_CCR_TSVREFE_Msk   (0x1UL << ADC_CCR_TSVREFE_Pos)

0x00800000

◆ ADC_CCR_VBATE

#define ADC_CCR_VBATE   ADC_CCR_VBATE_Msk

VBAT Enable

◆ ADC_CCR_VBATE_Msk

#define ADC_CCR_VBATE_Msk   (0x1UL << ADC_CCR_VBATE_Pos)

0x00400000

◆ ADC_CDR_DATA1

#define ADC_CDR_DATA1   ADC_CDR_DATA1_Msk

1st data of a pair of regular conversions

◆ ADC_CDR_DATA1_Msk

#define ADC_CDR_DATA1_Msk   (0xFFFFUL << ADC_CDR_DATA1_Pos)

0x0000FFFF

◆ ADC_CDR_DATA2

#define ADC_CDR_DATA2   ADC_CDR_DATA2_Msk

2nd data of a pair of regular conversions

◆ ADC_CDR_DATA2_Msk

#define ADC_CDR_DATA2_Msk   (0xFFFFUL << ADC_CDR_DATA2_Pos)

0xFFFF0000

◆ ADC_CR1_AWDCH

#define ADC_CR1_AWDCH   ADC_CR1_AWDCH_Msk

AWDCH[4:0] bits (Analog watchdog channel select bits)

◆ ADC_CR1_AWDCH_0

#define ADC_CR1_AWDCH_0   (0x01UL << ADC_CR1_AWDCH_Pos)

0x00000001

◆ ADC_CR1_AWDCH_1

#define ADC_CR1_AWDCH_1   (0x02UL << ADC_CR1_AWDCH_Pos)

0x00000002

◆ ADC_CR1_AWDCH_2

#define ADC_CR1_AWDCH_2   (0x04UL << ADC_CR1_AWDCH_Pos)

0x00000004

◆ ADC_CR1_AWDCH_3

#define ADC_CR1_AWDCH_3   (0x08UL << ADC_CR1_AWDCH_Pos)

0x00000008

◆ ADC_CR1_AWDCH_4

#define ADC_CR1_AWDCH_4   (0x10UL << ADC_CR1_AWDCH_Pos)

0x00000010

◆ ADC_CR1_AWDCH_Msk

#define ADC_CR1_AWDCH_Msk   (0x1FUL << ADC_CR1_AWDCH_Pos)

0x0000001F

◆ ADC_CR1_AWDEN

#define ADC_CR1_AWDEN   ADC_CR1_AWDEN_Msk

Analog watchdog enable on regular channels

◆ ADC_CR1_AWDEN_Msk

#define ADC_CR1_AWDEN_Msk   (0x1UL << ADC_CR1_AWDEN_Pos)

0x00800000

◆ ADC_CR1_AWDIE

#define ADC_CR1_AWDIE   ADC_CR1_AWDIE_Msk

AAnalog Watchdog interrupt enable

◆ ADC_CR1_AWDIE_Msk

#define ADC_CR1_AWDIE_Msk   (0x1UL << ADC_CR1_AWDIE_Pos)

0x00000040

◆ ADC_CR1_AWDSGL

#define ADC_CR1_AWDSGL   ADC_CR1_AWDSGL_Msk

Enable the watchdog on a single channel in scan mode

◆ ADC_CR1_AWDSGL_Msk

#define ADC_CR1_AWDSGL_Msk   (0x1UL << ADC_CR1_AWDSGL_Pos)

0x00000200

◆ ADC_CR1_DISCEN

#define ADC_CR1_DISCEN   ADC_CR1_DISCEN_Msk

Discontinuous mode on regular channels

◆ ADC_CR1_DISCEN_Msk

#define ADC_CR1_DISCEN_Msk   (0x1UL << ADC_CR1_DISCEN_Pos)

0x00000800

◆ ADC_CR1_DISCNUM

#define ADC_CR1_DISCNUM   ADC_CR1_DISCNUM_Msk

DISCNUM[2:0] bits (Discontinuous mode channel count)

◆ ADC_CR1_DISCNUM_0

#define ADC_CR1_DISCNUM_0   (0x1UL << ADC_CR1_DISCNUM_Pos)

0x00002000

◆ ADC_CR1_DISCNUM_1

#define ADC_CR1_DISCNUM_1   (0x2UL << ADC_CR1_DISCNUM_Pos)

0x00004000

◆ ADC_CR1_DISCNUM_2

#define ADC_CR1_DISCNUM_2   (0x4UL << ADC_CR1_DISCNUM_Pos)

0x00008000

◆ ADC_CR1_DISCNUM_Msk

#define ADC_CR1_DISCNUM_Msk   (0x7UL << ADC_CR1_DISCNUM_Pos)

0x0000E000

◆ ADC_CR1_EOCIE

#define ADC_CR1_EOCIE   ADC_CR1_EOCIE_Msk

Interrupt enable for EOC

◆ ADC_CR1_EOCIE_Msk

#define ADC_CR1_EOCIE_Msk   (0x1UL << ADC_CR1_EOCIE_Pos)

0x00000020

◆ ADC_CR1_JAUTO

#define ADC_CR1_JAUTO   ADC_CR1_JAUTO_Msk

Automatic injected group conversion

◆ ADC_CR1_JAUTO_Msk

#define ADC_CR1_JAUTO_Msk   (0x1UL << ADC_CR1_JAUTO_Pos)

0x00000400

◆ ADC_CR1_JAWDEN

#define ADC_CR1_JAWDEN   ADC_CR1_JAWDEN_Msk

Analog watchdog enable on injected channels

◆ ADC_CR1_JAWDEN_Msk

#define ADC_CR1_JAWDEN_Msk   (0x1UL << ADC_CR1_JAWDEN_Pos)

0x00400000

◆ ADC_CR1_JDISCEN

#define ADC_CR1_JDISCEN   ADC_CR1_JDISCEN_Msk

Discontinuous mode on injected channels

◆ ADC_CR1_JDISCEN_Msk

#define ADC_CR1_JDISCEN_Msk   (0x1UL << ADC_CR1_JDISCEN_Pos)

0x00001000

◆ ADC_CR1_JEOCIE

#define ADC_CR1_JEOCIE   ADC_CR1_JEOCIE_Msk

Interrupt enable for injected channels

◆ ADC_CR1_JEOCIE_Msk

#define ADC_CR1_JEOCIE_Msk   (0x1UL << ADC_CR1_JEOCIE_Pos)

0x00000080

◆ ADC_CR1_OVRIE

#define ADC_CR1_OVRIE   ADC_CR1_OVRIE_Msk

overrun interrupt enable

◆ ADC_CR1_OVRIE_Msk

#define ADC_CR1_OVRIE_Msk   (0x1UL << ADC_CR1_OVRIE_Pos)

0x04000000

◆ ADC_CR1_RES

#define ADC_CR1_RES   ADC_CR1_RES_Msk

RES[2:0] bits (Resolution)

◆ ADC_CR1_RES_0

#define ADC_CR1_RES_0   (0x1UL << ADC_CR1_RES_Pos)

0x01000000

◆ ADC_CR1_RES_1

#define ADC_CR1_RES_1   (0x2UL << ADC_CR1_RES_Pos)

0x02000000

◆ ADC_CR1_RES_Msk

#define ADC_CR1_RES_Msk   (0x3UL << ADC_CR1_RES_Pos)

0x03000000

◆ ADC_CR1_SCAN

#define ADC_CR1_SCAN   ADC_CR1_SCAN_Msk

Scan mode

◆ ADC_CR1_SCAN_Msk

#define ADC_CR1_SCAN_Msk   (0x1UL << ADC_CR1_SCAN_Pos)

0x00000100

◆ ADC_CR2_ADON

#define ADC_CR2_ADON   ADC_CR2_ADON_Msk

A/D Converter ON / OFF

◆ ADC_CR2_ADON_Msk

#define ADC_CR2_ADON_Msk   (0x1UL << ADC_CR2_ADON_Pos)

0x00000001

◆ ADC_CR2_ALIGN

#define ADC_CR2_ALIGN   ADC_CR2_ALIGN_Msk

Data Alignment

◆ ADC_CR2_ALIGN_Msk

#define ADC_CR2_ALIGN_Msk   (0x1UL << ADC_CR2_ALIGN_Pos)

0x00000800

◆ ADC_CR2_CONT

#define ADC_CR2_CONT   ADC_CR2_CONT_Msk

Continuous Conversion

◆ ADC_CR2_CONT_Msk

#define ADC_CR2_CONT_Msk   (0x1UL << ADC_CR2_CONT_Pos)

0x00000002

◆ ADC_CR2_DDS

#define ADC_CR2_DDS   ADC_CR2_DDS_Msk

DMA disable selection (Single ADC)

◆ ADC_CR2_DDS_Msk

#define ADC_CR2_DDS_Msk   (0x1UL << ADC_CR2_DDS_Pos)

0x00000200

◆ ADC_CR2_DMA

#define ADC_CR2_DMA   ADC_CR2_DMA_Msk

Direct Memory access mode

◆ ADC_CR2_DMA_Msk

#define ADC_CR2_DMA_Msk   (0x1UL << ADC_CR2_DMA_Pos)

0x00000100

◆ ADC_CR2_EOCS

#define ADC_CR2_EOCS   ADC_CR2_EOCS_Msk

End of conversion selection

◆ ADC_CR2_EOCS_Msk

#define ADC_CR2_EOCS_Msk   (0x1UL << ADC_CR2_EOCS_Pos)

0x00000400

◆ ADC_CR2_EXTEN

#define ADC_CR2_EXTEN   ADC_CR2_EXTEN_Msk

EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp)

◆ ADC_CR2_EXTEN_0

#define ADC_CR2_EXTEN_0   (0x1UL << ADC_CR2_EXTEN_Pos)

0x10000000

◆ ADC_CR2_EXTEN_1

#define ADC_CR2_EXTEN_1   (0x2UL << ADC_CR2_EXTEN_Pos)

0x20000000

◆ ADC_CR2_EXTEN_Msk

#define ADC_CR2_EXTEN_Msk   (0x3UL << ADC_CR2_EXTEN_Pos)

0x30000000

◆ ADC_CR2_EXTSEL

#define ADC_CR2_EXTSEL   ADC_CR2_EXTSEL_Msk

EXTSEL[3:0] bits (External Event Select for regular group)

◆ ADC_CR2_EXTSEL_0

#define ADC_CR2_EXTSEL_0   (0x1UL << ADC_CR2_EXTSEL_Pos)

0x01000000

◆ ADC_CR2_EXTSEL_1

#define ADC_CR2_EXTSEL_1   (0x2UL << ADC_CR2_EXTSEL_Pos)

0x02000000

◆ ADC_CR2_EXTSEL_2

#define ADC_CR2_EXTSEL_2   (0x4UL << ADC_CR2_EXTSEL_Pos)

0x04000000

◆ ADC_CR2_EXTSEL_3

#define ADC_CR2_EXTSEL_3   (0x8UL << ADC_CR2_EXTSEL_Pos)

0x08000000

◆ ADC_CR2_EXTSEL_Msk

#define ADC_CR2_EXTSEL_Msk   (0xFUL << ADC_CR2_EXTSEL_Pos)

0x0F000000

◆ ADC_CR2_JEXTEN

#define ADC_CR2_JEXTEN   ADC_CR2_JEXTEN_Msk

JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp)

◆ ADC_CR2_JEXTEN_0

#define ADC_CR2_JEXTEN_0   (0x1UL << ADC_CR2_JEXTEN_Pos)

0x00100000

◆ ADC_CR2_JEXTEN_1

#define ADC_CR2_JEXTEN_1   (0x2UL << ADC_CR2_JEXTEN_Pos)

0x00200000

◆ ADC_CR2_JEXTEN_Msk

#define ADC_CR2_JEXTEN_Msk   (0x3UL << ADC_CR2_JEXTEN_Pos)

0x00300000

◆ ADC_CR2_JEXTSEL

#define ADC_CR2_JEXTSEL   ADC_CR2_JEXTSEL_Msk

JEXTSEL[3:0] bits (External event select for injected group)

◆ ADC_CR2_JEXTSEL_0

#define ADC_CR2_JEXTSEL_0   (0x1UL << ADC_CR2_JEXTSEL_Pos)

0x00010000

◆ ADC_CR2_JEXTSEL_1

#define ADC_CR2_JEXTSEL_1   (0x2UL << ADC_CR2_JEXTSEL_Pos)

0x00020000

◆ ADC_CR2_JEXTSEL_2

#define ADC_CR2_JEXTSEL_2   (0x4UL << ADC_CR2_JEXTSEL_Pos)

0x00040000

◆ ADC_CR2_JEXTSEL_3

#define ADC_CR2_JEXTSEL_3   (0x8UL << ADC_CR2_JEXTSEL_Pos)

0x00080000

◆ ADC_CR2_JEXTSEL_Msk

#define ADC_CR2_JEXTSEL_Msk   (0xFUL << ADC_CR2_JEXTSEL_Pos)

0x000F0000

◆ ADC_CR2_JSWSTART

#define ADC_CR2_JSWSTART   ADC_CR2_JSWSTART_Msk

Start Conversion of injected channels

◆ ADC_CR2_JSWSTART_Msk

#define ADC_CR2_JSWSTART_Msk   (0x1UL << ADC_CR2_JSWSTART_Pos)

0x00400000

◆ ADC_CR2_SWSTART

#define ADC_CR2_SWSTART   ADC_CR2_SWSTART_Msk

Start Conversion of regular channels

◆ ADC_CR2_SWSTART_Msk

#define ADC_CR2_SWSTART_Msk   (0x1UL << ADC_CR2_SWSTART_Pos)

0x40000000

◆ ADC_CSR_AWD1

#define ADC_CSR_AWD1   ADC_CSR_AWD1_Msk

ADC1 Analog watchdog flag

◆ ADC_CSR_AWD1_Msk

#define ADC_CSR_AWD1_Msk   (0x1UL << ADC_CSR_AWD1_Pos)

0x00000001

◆ ADC_CSR_AWD2

#define ADC_CSR_AWD2   ADC_CSR_AWD2_Msk

ADC2 Analog watchdog flag

◆ ADC_CSR_AWD2_Msk

#define ADC_CSR_AWD2_Msk   (0x1UL << ADC_CSR_AWD2_Pos)

0x00000100

◆ ADC_CSR_AWD3

#define ADC_CSR_AWD3   ADC_CSR_AWD3_Msk

ADC3 Analog watchdog flag

◆ ADC_CSR_AWD3_Msk

#define ADC_CSR_AWD3_Msk   (0x1UL << ADC_CSR_AWD3_Pos)

0x00010000

◆ ADC_CSR_EOC1

#define ADC_CSR_EOC1   ADC_CSR_EOC1_Msk

ADC1 End of conversion

◆ ADC_CSR_EOC1_Msk

#define ADC_CSR_EOC1_Msk   (0x1UL << ADC_CSR_EOC1_Pos)

0x00000002

◆ ADC_CSR_EOC2

#define ADC_CSR_EOC2   ADC_CSR_EOC2_Msk

ADC2 End of conversion

◆ ADC_CSR_EOC2_Msk

#define ADC_CSR_EOC2_Msk   (0x1UL << ADC_CSR_EOC2_Pos)

0x00000200

◆ ADC_CSR_EOC3

#define ADC_CSR_EOC3   ADC_CSR_EOC3_Msk

ADC3 End of conversion

◆ ADC_CSR_EOC3_Msk

#define ADC_CSR_EOC3_Msk   (0x1UL << ADC_CSR_EOC3_Pos)

0x00020000

◆ ADC_CSR_JEOC1

#define ADC_CSR_JEOC1   ADC_CSR_JEOC1_Msk

ADC1 Injected channel end of conversion

◆ ADC_CSR_JEOC1_Msk

#define ADC_CSR_JEOC1_Msk   (0x1UL << ADC_CSR_JEOC1_Pos)

0x00000004

◆ ADC_CSR_JEOC2

#define ADC_CSR_JEOC2   ADC_CSR_JEOC2_Msk

ADC2 Injected channel end of conversion

◆ ADC_CSR_JEOC2_Msk

#define ADC_CSR_JEOC2_Msk   (0x1UL << ADC_CSR_JEOC2_Pos)

0x00000400

◆ ADC_CSR_JEOC3

#define ADC_CSR_JEOC3   ADC_CSR_JEOC3_Msk

ADC3 Injected channel end of conversion

◆ ADC_CSR_JEOC3_Msk

#define ADC_CSR_JEOC3_Msk   (0x1UL << ADC_CSR_JEOC3_Pos)

0x00040000

◆ ADC_CSR_JSTRT1

#define ADC_CSR_JSTRT1   ADC_CSR_JSTRT1_Msk

ADC1 Injected channel Start flag

◆ ADC_CSR_JSTRT1_Msk

#define ADC_CSR_JSTRT1_Msk   (0x1UL << ADC_CSR_JSTRT1_Pos)

0x00000008

◆ ADC_CSR_JSTRT2

#define ADC_CSR_JSTRT2   ADC_CSR_JSTRT2_Msk

ADC2 Injected channel Start flag

◆ ADC_CSR_JSTRT2_Msk

#define ADC_CSR_JSTRT2_Msk   (0x1UL << ADC_CSR_JSTRT2_Pos)

0x00000800

◆ ADC_CSR_JSTRT3

#define ADC_CSR_JSTRT3   ADC_CSR_JSTRT3_Msk

ADC3 Injected channel Start flag

◆ ADC_CSR_JSTRT3_Msk

#define ADC_CSR_JSTRT3_Msk   (0x1UL << ADC_CSR_JSTRT3_Pos)

0x00080000

◆ ADC_CSR_OVR1

#define ADC_CSR_OVR1   ADC_CSR_OVR1_Msk

ADC1 Overrun flag

◆ ADC_CSR_OVR1_Msk

#define ADC_CSR_OVR1_Msk   (0x1UL << ADC_CSR_OVR1_Pos)

0x00000020

◆ ADC_CSR_OVR2

#define ADC_CSR_OVR2   ADC_CSR_OVR2_Msk

ADC2 Overrun flag

◆ ADC_CSR_OVR2_Msk

#define ADC_CSR_OVR2_Msk   (0x1UL << ADC_CSR_OVR2_Pos)

0x00002000

◆ ADC_CSR_OVR3

#define ADC_CSR_OVR3   ADC_CSR_OVR3_Msk

ADC3 Overrun flag

◆ ADC_CSR_OVR3_Msk

#define ADC_CSR_OVR3_Msk   (0x1UL << ADC_CSR_OVR3_Pos)

0x00200000

◆ ADC_CSR_STRT1

#define ADC_CSR_STRT1   ADC_CSR_STRT1_Msk

ADC1 Regular channel Start flag

◆ ADC_CSR_STRT1_Msk

#define ADC_CSR_STRT1_Msk   (0x1UL << ADC_CSR_STRT1_Pos)

0x00000010

◆ ADC_CSR_STRT2

#define ADC_CSR_STRT2   ADC_CSR_STRT2_Msk

ADC2 Regular channel Start flag

◆ ADC_CSR_STRT2_Msk

#define ADC_CSR_STRT2_Msk   (0x1UL << ADC_CSR_STRT2_Pos)

0x00001000

◆ ADC_CSR_STRT3

#define ADC_CSR_STRT3   ADC_CSR_STRT3_Msk

ADC3 Regular channel Start flag

◆ ADC_CSR_STRT3_Msk

#define ADC_CSR_STRT3_Msk   (0x1UL << ADC_CSR_STRT3_Pos)

0x00100000

◆ ADC_DR_ADC2DATA

#define ADC_DR_ADC2DATA   ADC_DR_ADC2DATA_Msk

ADC2 data

◆ ADC_DR_ADC2DATA_Msk

#define ADC_DR_ADC2DATA_Msk   (0xFFFFUL << ADC_DR_ADC2DATA_Pos)

0xFFFF0000

◆ ADC_DR_DATA

#define ADC_DR_DATA   ADC_DR_DATA_Msk

Regular data

◆ ADC_DR_DATA_Msk

#define ADC_DR_DATA_Msk   (0xFFFFUL << ADC_DR_DATA_Pos)

0x0000FFFF

◆ ADC_HTR_HT

#define ADC_HTR_HT   ADC_HTR_HT_Msk

Analog watchdog high threshold

◆ ADC_HTR_HT_Msk

#define ADC_HTR_HT_Msk   (0xFFFUL << ADC_HTR_HT_Pos)

0x00000FFF

◆ ADC_JDR1_JDATA

#define ADC_JDR1_JDATA   ((uint16_t)0xFFFFU)

Injected data

◆ ADC_JDR2_JDATA

#define ADC_JDR2_JDATA   ((uint16_t)0xFFFFU)

Injected data

◆ ADC_JDR3_JDATA

#define ADC_JDR3_JDATA   ((uint16_t)0xFFFFU)

Injected data

◆ ADC_JDR4_JDATA

#define ADC_JDR4_JDATA   ((uint16_t)0xFFFFU)

Injected data

◆ ADC_JOFR1_JOFFSET1

#define ADC_JOFR1_JOFFSET1   ADC_JOFR1_JOFFSET1_Msk

Data offset for injected channel 1

◆ ADC_JOFR1_JOFFSET1_Msk

#define ADC_JOFR1_JOFFSET1_Msk   (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)

0x00000FFF

◆ ADC_JOFR2_JOFFSET2

#define ADC_JOFR2_JOFFSET2   ADC_JOFR2_JOFFSET2_Msk

Data offset for injected channel 2

◆ ADC_JOFR2_JOFFSET2_Msk

#define ADC_JOFR2_JOFFSET2_Msk   (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)

0x00000FFF

◆ ADC_JOFR3_JOFFSET3

#define ADC_JOFR3_JOFFSET3   ADC_JOFR3_JOFFSET3_Msk

Data offset for injected channel 3

◆ ADC_JOFR3_JOFFSET3_Msk

#define ADC_JOFR3_JOFFSET3_Msk   (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)

0x00000FFF

◆ ADC_JOFR4_JOFFSET4

#define ADC_JOFR4_JOFFSET4   ADC_JOFR4_JOFFSET4_Msk

Data offset for injected channel 4

◆ ADC_JOFR4_JOFFSET4_Msk

#define ADC_JOFR4_JOFFSET4_Msk   (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)

0x00000FFF

◆ ADC_JSQR_JL

#define ADC_JSQR_JL   ADC_JSQR_JL_Msk

JL[1:0] bits (Injected Sequence length)

◆ ADC_JSQR_JL_0

#define ADC_JSQR_JL_0   (0x1UL << ADC_JSQR_JL_Pos)

0x00100000

◆ ADC_JSQR_JL_1

#define ADC_JSQR_JL_1   (0x2UL << ADC_JSQR_JL_Pos)

0x00200000

◆ ADC_JSQR_JL_Msk

#define ADC_JSQR_JL_Msk   (0x3UL << ADC_JSQR_JL_Pos)

0x00300000

◆ ADC_JSQR_JSQ1

#define ADC_JSQR_JSQ1   ADC_JSQR_JSQ1_Msk

JSQ1[4:0] bits (1st conversion in injected sequence)

◆ ADC_JSQR_JSQ1_0

#define ADC_JSQR_JSQ1_0   (0x01UL << ADC_JSQR_JSQ1_Pos)

0x00000001

◆ ADC_JSQR_JSQ1_1

#define ADC_JSQR_JSQ1_1   (0x02UL << ADC_JSQR_JSQ1_Pos)

0x00000002

◆ ADC_JSQR_JSQ1_2

#define ADC_JSQR_JSQ1_2   (0x04UL << ADC_JSQR_JSQ1_Pos)

0x00000004

◆ ADC_JSQR_JSQ1_3

#define ADC_JSQR_JSQ1_3   (0x08UL << ADC_JSQR_JSQ1_Pos)

0x00000008

◆ ADC_JSQR_JSQ1_4

#define ADC_JSQR_JSQ1_4   (0x10UL << ADC_JSQR_JSQ1_Pos)

0x00000010

◆ ADC_JSQR_JSQ1_Msk

#define ADC_JSQR_JSQ1_Msk   (0x1FUL << ADC_JSQR_JSQ1_Pos)

0x0000001F

◆ ADC_JSQR_JSQ2

#define ADC_JSQR_JSQ2   ADC_JSQR_JSQ2_Msk

JSQ2[4:0] bits (2nd conversion in injected sequence)

◆ ADC_JSQR_JSQ2_0

#define ADC_JSQR_JSQ2_0   (0x01UL << ADC_JSQR_JSQ2_Pos)

0x00000020

◆ ADC_JSQR_JSQ2_1

#define ADC_JSQR_JSQ2_1   (0x02UL << ADC_JSQR_JSQ2_Pos)

0x00000040

◆ ADC_JSQR_JSQ2_2

#define ADC_JSQR_JSQ2_2   (0x04UL << ADC_JSQR_JSQ2_Pos)

0x00000080

◆ ADC_JSQR_JSQ2_3

#define ADC_JSQR_JSQ2_3   (0x08UL << ADC_JSQR_JSQ2_Pos)

0x00000100

◆ ADC_JSQR_JSQ2_4

#define ADC_JSQR_JSQ2_4   (0x10UL << ADC_JSQR_JSQ2_Pos)

0x00000200

◆ ADC_JSQR_JSQ2_Msk

#define ADC_JSQR_JSQ2_Msk   (0x1FUL << ADC_JSQR_JSQ2_Pos)

0x000003E0

◆ ADC_JSQR_JSQ3

#define ADC_JSQR_JSQ3   ADC_JSQR_JSQ3_Msk

JSQ3[4:0] bits (3rd conversion in injected sequence)

◆ ADC_JSQR_JSQ3_0

#define ADC_JSQR_JSQ3_0   (0x01UL << ADC_JSQR_JSQ3_Pos)

0x00000400

◆ ADC_JSQR_JSQ3_1

#define ADC_JSQR_JSQ3_1   (0x02UL << ADC_JSQR_JSQ3_Pos)

0x00000800

◆ ADC_JSQR_JSQ3_2

#define ADC_JSQR_JSQ3_2   (0x04UL << ADC_JSQR_JSQ3_Pos)

0x00001000

◆ ADC_JSQR_JSQ3_3

#define ADC_JSQR_JSQ3_3   (0x08UL << ADC_JSQR_JSQ3_Pos)

0x00002000

◆ ADC_JSQR_JSQ3_4

#define ADC_JSQR_JSQ3_4   (0x10UL << ADC_JSQR_JSQ3_Pos)

0x00004000

◆ ADC_JSQR_JSQ3_Msk

#define ADC_JSQR_JSQ3_Msk   (0x1FUL << ADC_JSQR_JSQ3_Pos)

0x00007C00

◆ ADC_JSQR_JSQ4

#define ADC_JSQR_JSQ4   ADC_JSQR_JSQ4_Msk

JSQ4[4:0] bits (4th conversion in injected sequence)

◆ ADC_JSQR_JSQ4_0

#define ADC_JSQR_JSQ4_0   (0x01UL << ADC_JSQR_JSQ4_Pos)

0x00008000

◆ ADC_JSQR_JSQ4_1

#define ADC_JSQR_JSQ4_1   (0x02UL << ADC_JSQR_JSQ4_Pos)

0x00010000

◆ ADC_JSQR_JSQ4_2

#define ADC_JSQR_JSQ4_2   (0x04UL << ADC_JSQR_JSQ4_Pos)

0x00020000

◆ ADC_JSQR_JSQ4_3

#define ADC_JSQR_JSQ4_3   (0x08UL << ADC_JSQR_JSQ4_Pos)

0x00040000

◆ ADC_JSQR_JSQ4_4

#define ADC_JSQR_JSQ4_4   (0x10UL << ADC_JSQR_JSQ4_Pos)

0x00080000

◆ ADC_JSQR_JSQ4_Msk

#define ADC_JSQR_JSQ4_Msk   (0x1FUL << ADC_JSQR_JSQ4_Pos)

0x000F8000

◆ ADC_LTR_LT

#define ADC_LTR_LT   ADC_LTR_LT_Msk

Analog watchdog low threshold

◆ ADC_LTR_LT_Msk

#define ADC_LTR_LT_Msk   (0xFFFUL << ADC_LTR_LT_Pos)

0x00000FFF

◆ ADC_SMPR1_SMP10

#define ADC_SMPR1_SMP10   ADC_SMPR1_SMP10_Msk

SMP10[2:0] bits (Channel 10 Sample time selection)

◆ ADC_SMPR1_SMP10_0

#define ADC_SMPR1_SMP10_0   (0x1UL << ADC_SMPR1_SMP10_Pos)

0x00000001

◆ ADC_SMPR1_SMP10_1

#define ADC_SMPR1_SMP10_1   (0x2UL << ADC_SMPR1_SMP10_Pos)

0x00000002

◆ ADC_SMPR1_SMP10_2

#define ADC_SMPR1_SMP10_2   (0x4UL << ADC_SMPR1_SMP10_Pos)

0x00000004

◆ ADC_SMPR1_SMP10_Msk

#define ADC_SMPR1_SMP10_Msk   (0x7UL << ADC_SMPR1_SMP10_Pos)

0x00000007

◆ ADC_SMPR1_SMP11

#define ADC_SMPR1_SMP11   ADC_SMPR1_SMP11_Msk

SMP11[2:0] bits (Channel 11 Sample time selection)

◆ ADC_SMPR1_SMP11_0

#define ADC_SMPR1_SMP11_0   (0x1UL << ADC_SMPR1_SMP11_Pos)

0x00000008

◆ ADC_SMPR1_SMP11_1

#define ADC_SMPR1_SMP11_1   (0x2UL << ADC_SMPR1_SMP11_Pos)

0x00000010

◆ ADC_SMPR1_SMP11_2

#define ADC_SMPR1_SMP11_2   (0x4UL << ADC_SMPR1_SMP11_Pos)

0x00000020

◆ ADC_SMPR1_SMP11_Msk

#define ADC_SMPR1_SMP11_Msk   (0x7UL << ADC_SMPR1_SMP11_Pos)

0x00000038

◆ ADC_SMPR1_SMP12

#define ADC_SMPR1_SMP12   ADC_SMPR1_SMP12_Msk

SMP12[2:0] bits (Channel 12 Sample time selection)

◆ ADC_SMPR1_SMP12_0

#define ADC_SMPR1_SMP12_0   (0x1UL << ADC_SMPR1_SMP12_Pos)

0x00000040

◆ ADC_SMPR1_SMP12_1

#define ADC_SMPR1_SMP12_1   (0x2UL << ADC_SMPR1_SMP12_Pos)

0x00000080

◆ ADC_SMPR1_SMP12_2

#define ADC_SMPR1_SMP12_2   (0x4UL << ADC_SMPR1_SMP12_Pos)

0x00000100

◆ ADC_SMPR1_SMP12_Msk

#define ADC_SMPR1_SMP12_Msk   (0x7UL << ADC_SMPR1_SMP12_Pos)

0x000001C0

◆ ADC_SMPR1_SMP13

#define ADC_SMPR1_SMP13   ADC_SMPR1_SMP13_Msk

SMP13[2:0] bits (Channel 13 Sample time selection)

◆ ADC_SMPR1_SMP13_0

#define ADC_SMPR1_SMP13_0   (0x1UL << ADC_SMPR1_SMP13_Pos)

0x00000200

◆ ADC_SMPR1_SMP13_1

#define ADC_SMPR1_SMP13_1   (0x2UL << ADC_SMPR1_SMP13_Pos)

0x00000400

◆ ADC_SMPR1_SMP13_2

#define ADC_SMPR1_SMP13_2   (0x4UL << ADC_SMPR1_SMP13_Pos)

0x00000800

◆ ADC_SMPR1_SMP13_Msk

#define ADC_SMPR1_SMP13_Msk   (0x7UL << ADC_SMPR1_SMP13_Pos)

0x00000E00

◆ ADC_SMPR1_SMP14

#define ADC_SMPR1_SMP14   ADC_SMPR1_SMP14_Msk

SMP14[2:0] bits (Channel 14 Sample time selection)

◆ ADC_SMPR1_SMP14_0

#define ADC_SMPR1_SMP14_0   (0x1UL << ADC_SMPR1_SMP14_Pos)

0x00001000

◆ ADC_SMPR1_SMP14_1

#define ADC_SMPR1_SMP14_1   (0x2UL << ADC_SMPR1_SMP14_Pos)

0x00002000

◆ ADC_SMPR1_SMP14_2

#define ADC_SMPR1_SMP14_2   (0x4UL << ADC_SMPR1_SMP14_Pos)

0x00004000

◆ ADC_SMPR1_SMP14_Msk

#define ADC_SMPR1_SMP14_Msk   (0x7UL << ADC_SMPR1_SMP14_Pos)

0x00007000

◆ ADC_SMPR1_SMP15

#define ADC_SMPR1_SMP15   ADC_SMPR1_SMP15_Msk

SMP15[2:0] bits (Channel 15 Sample time selection)

◆ ADC_SMPR1_SMP15_0

#define ADC_SMPR1_SMP15_0   (0x1UL << ADC_SMPR1_SMP15_Pos)

0x00008000

◆ ADC_SMPR1_SMP15_1

#define ADC_SMPR1_SMP15_1   (0x2UL << ADC_SMPR1_SMP15_Pos)

0x00010000

◆ ADC_SMPR1_SMP15_2

#define ADC_SMPR1_SMP15_2   (0x4UL << ADC_SMPR1_SMP15_Pos)

0x00020000

◆ ADC_SMPR1_SMP15_Msk

#define ADC_SMPR1_SMP15_Msk   (0x7UL << ADC_SMPR1_SMP15_Pos)

0x00038000

◆ ADC_SMPR1_SMP16

#define ADC_SMPR1_SMP16   ADC_SMPR1_SMP16_Msk

SMP16[2:0] bits (Channel 16 Sample time selection)

◆ ADC_SMPR1_SMP16_0

#define ADC_SMPR1_SMP16_0   (0x1UL << ADC_SMPR1_SMP16_Pos)

0x00040000

◆ ADC_SMPR1_SMP16_1

#define ADC_SMPR1_SMP16_1   (0x2UL << ADC_SMPR1_SMP16_Pos)

0x00080000

◆ ADC_SMPR1_SMP16_2

#define ADC_SMPR1_SMP16_2   (0x4UL << ADC_SMPR1_SMP16_Pos)

0x00100000

◆ ADC_SMPR1_SMP16_Msk

#define ADC_SMPR1_SMP16_Msk   (0x7UL << ADC_SMPR1_SMP16_Pos)

0x001C0000

◆ ADC_SMPR1_SMP17

#define ADC_SMPR1_SMP17   ADC_SMPR1_SMP17_Msk

SMP17[2:0] bits (Channel 17 Sample time selection)

◆ ADC_SMPR1_SMP17_0

#define ADC_SMPR1_SMP17_0   (0x1UL << ADC_SMPR1_SMP17_Pos)

0x00200000

◆ ADC_SMPR1_SMP17_1

#define ADC_SMPR1_SMP17_1   (0x2UL << ADC_SMPR1_SMP17_Pos)

0x00400000

◆ ADC_SMPR1_SMP17_2

#define ADC_SMPR1_SMP17_2   (0x4UL << ADC_SMPR1_SMP17_Pos)

0x00800000

◆ ADC_SMPR1_SMP17_Msk

#define ADC_SMPR1_SMP17_Msk   (0x7UL << ADC_SMPR1_SMP17_Pos)

0x00E00000

◆ ADC_SMPR1_SMP18

#define ADC_SMPR1_SMP18   ADC_SMPR1_SMP18_Msk

SMP18[2:0] bits (Channel 18 Sample time selection)

◆ ADC_SMPR1_SMP18_0

#define ADC_SMPR1_SMP18_0   (0x1UL << ADC_SMPR1_SMP18_Pos)

0x01000000

◆ ADC_SMPR1_SMP18_1

#define ADC_SMPR1_SMP18_1   (0x2UL << ADC_SMPR1_SMP18_Pos)

0x02000000

◆ ADC_SMPR1_SMP18_2

#define ADC_SMPR1_SMP18_2   (0x4UL << ADC_SMPR1_SMP18_Pos)

0x04000000

◆ ADC_SMPR1_SMP18_Msk

#define ADC_SMPR1_SMP18_Msk   (0x7UL << ADC_SMPR1_SMP18_Pos)

0x07000000

◆ ADC_SMPR2_SMP0

#define ADC_SMPR2_SMP0   ADC_SMPR2_SMP0_Msk

SMP0[2:0] bits (Channel 0 Sample time selection)

◆ ADC_SMPR2_SMP0_0

#define ADC_SMPR2_SMP0_0   (0x1UL << ADC_SMPR2_SMP0_Pos)

0x00000001

◆ ADC_SMPR2_SMP0_1

#define ADC_SMPR2_SMP0_1   (0x2UL << ADC_SMPR2_SMP0_Pos)

0x00000002

◆ ADC_SMPR2_SMP0_2

#define ADC_SMPR2_SMP0_2   (0x4UL << ADC_SMPR2_SMP0_Pos)

0x00000004

◆ ADC_SMPR2_SMP0_Msk

#define ADC_SMPR2_SMP0_Msk   (0x7UL << ADC_SMPR2_SMP0_Pos)

0x00000007

◆ ADC_SMPR2_SMP1

#define ADC_SMPR2_SMP1   ADC_SMPR2_SMP1_Msk

SMP1[2:0] bits (Channel 1 Sample time selection)

◆ ADC_SMPR2_SMP1_0

#define ADC_SMPR2_SMP1_0   (0x1UL << ADC_SMPR2_SMP1_Pos)

0x00000008

◆ ADC_SMPR2_SMP1_1

#define ADC_SMPR2_SMP1_1   (0x2UL << ADC_SMPR2_SMP1_Pos)

0x00000010

◆ ADC_SMPR2_SMP1_2

#define ADC_SMPR2_SMP1_2   (0x4UL << ADC_SMPR2_SMP1_Pos)

0x00000020

◆ ADC_SMPR2_SMP1_Msk

#define ADC_SMPR2_SMP1_Msk   (0x7UL << ADC_SMPR2_SMP1_Pos)

0x00000038

◆ ADC_SMPR2_SMP2

#define ADC_SMPR2_SMP2   ADC_SMPR2_SMP2_Msk

SMP2[2:0] bits (Channel 2 Sample time selection)

◆ ADC_SMPR2_SMP2_0

#define ADC_SMPR2_SMP2_0   (0x1UL << ADC_SMPR2_SMP2_Pos)

0x00000040

◆ ADC_SMPR2_SMP2_1

#define ADC_SMPR2_SMP2_1   (0x2UL << ADC_SMPR2_SMP2_Pos)

0x00000080

◆ ADC_SMPR2_SMP2_2

#define ADC_SMPR2_SMP2_2   (0x4UL << ADC_SMPR2_SMP2_Pos)

0x00000100

◆ ADC_SMPR2_SMP2_Msk

#define ADC_SMPR2_SMP2_Msk   (0x7UL << ADC_SMPR2_SMP2_Pos)

0x000001C0

◆ ADC_SMPR2_SMP3

#define ADC_SMPR2_SMP3   ADC_SMPR2_SMP3_Msk

SMP3[2:0] bits (Channel 3 Sample time selection)

◆ ADC_SMPR2_SMP3_0

#define ADC_SMPR2_SMP3_0   (0x1UL << ADC_SMPR2_SMP3_Pos)

0x00000200

◆ ADC_SMPR2_SMP3_1

#define ADC_SMPR2_SMP3_1   (0x2UL << ADC_SMPR2_SMP3_Pos)

0x00000400

◆ ADC_SMPR2_SMP3_2

#define ADC_SMPR2_SMP3_2   (0x4UL << ADC_SMPR2_SMP3_Pos)

0x00000800

◆ ADC_SMPR2_SMP3_Msk

#define ADC_SMPR2_SMP3_Msk   (0x7UL << ADC_SMPR2_SMP3_Pos)

0x00000E00

◆ ADC_SMPR2_SMP4

#define ADC_SMPR2_SMP4   ADC_SMPR2_SMP4_Msk

SMP4[2:0] bits (Channel 4 Sample time selection)

◆ ADC_SMPR2_SMP4_0

#define ADC_SMPR2_SMP4_0   (0x1UL << ADC_SMPR2_SMP4_Pos)

0x00001000

◆ ADC_SMPR2_SMP4_1

#define ADC_SMPR2_SMP4_1   (0x2UL << ADC_SMPR2_SMP4_Pos)

0x00002000

◆ ADC_SMPR2_SMP4_2

#define ADC_SMPR2_SMP4_2   (0x4UL << ADC_SMPR2_SMP4_Pos)

0x00004000

◆ ADC_SMPR2_SMP4_Msk

#define ADC_SMPR2_SMP4_Msk   (0x7UL << ADC_SMPR2_SMP4_Pos)

0x00007000

◆ ADC_SMPR2_SMP5

#define ADC_SMPR2_SMP5   ADC_SMPR2_SMP5_Msk

SMP5[2:0] bits (Channel 5 Sample time selection)

◆ ADC_SMPR2_SMP5_0

#define ADC_SMPR2_SMP5_0   (0x1UL << ADC_SMPR2_SMP5_Pos)

0x00008000

◆ ADC_SMPR2_SMP5_1

#define ADC_SMPR2_SMP5_1   (0x2UL << ADC_SMPR2_SMP5_Pos)

0x00010000

◆ ADC_SMPR2_SMP5_2

#define ADC_SMPR2_SMP5_2   (0x4UL << ADC_SMPR2_SMP5_Pos)

0x00020000

◆ ADC_SMPR2_SMP5_Msk

#define ADC_SMPR2_SMP5_Msk   (0x7UL << ADC_SMPR2_SMP5_Pos)

0x00038000

◆ ADC_SMPR2_SMP6

#define ADC_SMPR2_SMP6   ADC_SMPR2_SMP6_Msk

SMP6[2:0] bits (Channel 6 Sample time selection)

◆ ADC_SMPR2_SMP6_0

#define ADC_SMPR2_SMP6_0   (0x1UL << ADC_SMPR2_SMP6_Pos)

0x00040000

◆ ADC_SMPR2_SMP6_1

#define ADC_SMPR2_SMP6_1   (0x2UL << ADC_SMPR2_SMP6_Pos)

0x00080000

◆ ADC_SMPR2_SMP6_2

#define ADC_SMPR2_SMP6_2   (0x4UL << ADC_SMPR2_SMP6_Pos)

0x00100000

◆ ADC_SMPR2_SMP6_Msk

#define ADC_SMPR2_SMP6_Msk   (0x7UL << ADC_SMPR2_SMP6_Pos)

0x001C0000

◆ ADC_SMPR2_SMP7

#define ADC_SMPR2_SMP7   ADC_SMPR2_SMP7_Msk

SMP7[2:0] bits (Channel 7 Sample time selection)

◆ ADC_SMPR2_SMP7_0

#define ADC_SMPR2_SMP7_0   (0x1UL << ADC_SMPR2_SMP7_Pos)

0x00200000

◆ ADC_SMPR2_SMP7_1

#define ADC_SMPR2_SMP7_1   (0x2UL << ADC_SMPR2_SMP7_Pos)

0x00400000

◆ ADC_SMPR2_SMP7_2

#define ADC_SMPR2_SMP7_2   (0x4UL << ADC_SMPR2_SMP7_Pos)

0x00800000

◆ ADC_SMPR2_SMP7_Msk

#define ADC_SMPR2_SMP7_Msk   (0x7UL << ADC_SMPR2_SMP7_Pos)

0x00E00000

◆ ADC_SMPR2_SMP8

#define ADC_SMPR2_SMP8   ADC_SMPR2_SMP8_Msk

SMP8[2:0] bits (Channel 8 Sample time selection)

◆ ADC_SMPR2_SMP8_0

#define ADC_SMPR2_SMP8_0   (0x1UL << ADC_SMPR2_SMP8_Pos)

0x01000000

◆ ADC_SMPR2_SMP8_1

#define ADC_SMPR2_SMP8_1   (0x2UL << ADC_SMPR2_SMP8_Pos)

0x02000000

◆ ADC_SMPR2_SMP8_2

#define ADC_SMPR2_SMP8_2   (0x4UL << ADC_SMPR2_SMP8_Pos)

0x04000000

◆ ADC_SMPR2_SMP8_Msk

#define ADC_SMPR2_SMP8_Msk   (0x7UL << ADC_SMPR2_SMP8_Pos)

0x07000000

◆ ADC_SMPR2_SMP9

#define ADC_SMPR2_SMP9   ADC_SMPR2_SMP9_Msk

SMP9[2:0] bits (Channel 9 Sample time selection)

◆ ADC_SMPR2_SMP9_0

#define ADC_SMPR2_SMP9_0   (0x1UL << ADC_SMPR2_SMP9_Pos)

0x08000000

◆ ADC_SMPR2_SMP9_1

#define ADC_SMPR2_SMP9_1   (0x2UL << ADC_SMPR2_SMP9_Pos)

0x10000000

◆ ADC_SMPR2_SMP9_2

#define ADC_SMPR2_SMP9_2   (0x4UL << ADC_SMPR2_SMP9_Pos)

0x20000000

◆ ADC_SMPR2_SMP9_Msk

#define ADC_SMPR2_SMP9_Msk   (0x7UL << ADC_SMPR2_SMP9_Pos)

0x38000000

◆ ADC_SQR1_L

#define ADC_SQR1_L   ADC_SQR1_L_Msk

L[3:0] bits (Regular channel sequence length)

◆ ADC_SQR1_L_0

#define ADC_SQR1_L_0   (0x1UL << ADC_SQR1_L_Pos)

0x00100000

◆ ADC_SQR1_L_1

#define ADC_SQR1_L_1   (0x2UL << ADC_SQR1_L_Pos)

0x00200000

◆ ADC_SQR1_L_2

#define ADC_SQR1_L_2   (0x4UL << ADC_SQR1_L_Pos)

0x00400000

◆ ADC_SQR1_L_3

#define ADC_SQR1_L_3   (0x8UL << ADC_SQR1_L_Pos)

0x00800000

◆ ADC_SQR1_L_Msk

#define ADC_SQR1_L_Msk   (0xFUL << ADC_SQR1_L_Pos)

0x00F00000

◆ ADC_SQR1_SQ13

#define ADC_SQR1_SQ13   ADC_SQR1_SQ13_Msk

SQ13[4:0] bits (13th conversion in regular sequence)

◆ ADC_SQR1_SQ13_0

#define ADC_SQR1_SQ13_0   (0x01UL << ADC_SQR1_SQ13_Pos)

0x00000001

◆ ADC_SQR1_SQ13_1

#define ADC_SQR1_SQ13_1   (0x02UL << ADC_SQR1_SQ13_Pos)

0x00000002

◆ ADC_SQR1_SQ13_2

#define ADC_SQR1_SQ13_2   (0x04UL << ADC_SQR1_SQ13_Pos)

0x00000004

◆ ADC_SQR1_SQ13_3

#define ADC_SQR1_SQ13_3   (0x08UL << ADC_SQR1_SQ13_Pos)

0x00000008

◆ ADC_SQR1_SQ13_4

#define ADC_SQR1_SQ13_4   (0x10UL << ADC_SQR1_SQ13_Pos)

0x00000010

◆ ADC_SQR1_SQ13_Msk

#define ADC_SQR1_SQ13_Msk   (0x1FUL << ADC_SQR1_SQ13_Pos)

0x0000001F

◆ ADC_SQR1_SQ14

#define ADC_SQR1_SQ14   ADC_SQR1_SQ14_Msk

SQ14[4:0] bits (14th conversion in regular sequence)

◆ ADC_SQR1_SQ14_0

#define ADC_SQR1_SQ14_0   (0x01UL << ADC_SQR1_SQ14_Pos)

0x00000020

◆ ADC_SQR1_SQ14_1

#define ADC_SQR1_SQ14_1   (0x02UL << ADC_SQR1_SQ14_Pos)

0x00000040

◆ ADC_SQR1_SQ14_2

#define ADC_SQR1_SQ14_2   (0x04UL << ADC_SQR1_SQ14_Pos)

0x00000080

◆ ADC_SQR1_SQ14_3

#define ADC_SQR1_SQ14_3   (0x08UL << ADC_SQR1_SQ14_Pos)

0x00000100

◆ ADC_SQR1_SQ14_4

#define ADC_SQR1_SQ14_4   (0x10UL << ADC_SQR1_SQ14_Pos)

0x00000200

◆ ADC_SQR1_SQ14_Msk

#define ADC_SQR1_SQ14_Msk   (0x1FUL << ADC_SQR1_SQ14_Pos)

0x000003E0

◆ ADC_SQR1_SQ15

#define ADC_SQR1_SQ15   ADC_SQR1_SQ15_Msk

SQ15[4:0] bits (15th conversion in regular sequence)

◆ ADC_SQR1_SQ15_0

#define ADC_SQR1_SQ15_0   (0x01UL << ADC_SQR1_SQ15_Pos)

0x00000400

◆ ADC_SQR1_SQ15_1

#define ADC_SQR1_SQ15_1   (0x02UL << ADC_SQR1_SQ15_Pos)

0x00000800

◆ ADC_SQR1_SQ15_2

#define ADC_SQR1_SQ15_2   (0x04UL << ADC_SQR1_SQ15_Pos)

0x00001000

◆ ADC_SQR1_SQ15_3

#define ADC_SQR1_SQ15_3   (0x08UL << ADC_SQR1_SQ15_Pos)

0x00002000

◆ ADC_SQR1_SQ15_4

#define ADC_SQR1_SQ15_4   (0x10UL << ADC_SQR1_SQ15_Pos)

0x00004000

◆ ADC_SQR1_SQ15_Msk

#define ADC_SQR1_SQ15_Msk   (0x1FUL << ADC_SQR1_SQ15_Pos)

0x00007C00

◆ ADC_SQR1_SQ16

#define ADC_SQR1_SQ16   ADC_SQR1_SQ16_Msk

SQ16[4:0] bits (16th conversion in regular sequence)

◆ ADC_SQR1_SQ16_0

#define ADC_SQR1_SQ16_0   (0x01UL << ADC_SQR1_SQ16_Pos)

0x00008000

◆ ADC_SQR1_SQ16_1

#define ADC_SQR1_SQ16_1   (0x02UL << ADC_SQR1_SQ16_Pos)

0x00010000

◆ ADC_SQR1_SQ16_2

#define ADC_SQR1_SQ16_2   (0x04UL << ADC_SQR1_SQ16_Pos)

0x00020000

◆ ADC_SQR1_SQ16_3

#define ADC_SQR1_SQ16_3   (0x08UL << ADC_SQR1_SQ16_Pos)

0x00040000

◆ ADC_SQR1_SQ16_4

#define ADC_SQR1_SQ16_4   (0x10UL << ADC_SQR1_SQ16_Pos)

0x00080000

◆ ADC_SQR1_SQ16_Msk

#define ADC_SQR1_SQ16_Msk   (0x1FUL << ADC_SQR1_SQ16_Pos)

0x000F8000

◆ ADC_SQR2_SQ10

#define ADC_SQR2_SQ10   ADC_SQR2_SQ10_Msk

SQ10[4:0] bits (10th conversion in regular sequence)

◆ ADC_SQR2_SQ10_0

#define ADC_SQR2_SQ10_0   (0x01UL << ADC_SQR2_SQ10_Pos)

0x00008000

◆ ADC_SQR2_SQ10_1

#define ADC_SQR2_SQ10_1   (0x02UL << ADC_SQR2_SQ10_Pos)

0x00010000

◆ ADC_SQR2_SQ10_2

#define ADC_SQR2_SQ10_2   (0x04UL << ADC_SQR2_SQ10_Pos)

0x00020000

◆ ADC_SQR2_SQ10_3

#define ADC_SQR2_SQ10_3   (0x08UL << ADC_SQR2_SQ10_Pos)

0x00040000

◆ ADC_SQR2_SQ10_4

#define ADC_SQR2_SQ10_4   (0x10UL << ADC_SQR2_SQ10_Pos)

0x00080000

◆ ADC_SQR2_SQ10_Msk

#define ADC_SQR2_SQ10_Msk   (0x1FUL << ADC_SQR2_SQ10_Pos)

0x000F8000

◆ ADC_SQR2_SQ11

#define ADC_SQR2_SQ11   ADC_SQR2_SQ11_Msk

SQ11[4:0] bits (11th conversion in regular sequence)

◆ ADC_SQR2_SQ11_0

#define ADC_SQR2_SQ11_0   (0x01UL << ADC_SQR2_SQ11_Pos)

0x00100000

◆ ADC_SQR2_SQ11_1

#define ADC_SQR2_SQ11_1   (0x02UL << ADC_SQR2_SQ11_Pos)

0x00200000

◆ ADC_SQR2_SQ11_2

#define ADC_SQR2_SQ11_2   (0x04UL << ADC_SQR2_SQ11_Pos)

0x00400000

◆ ADC_SQR2_SQ11_3

#define ADC_SQR2_SQ11_3   (0x08UL << ADC_SQR2_SQ11_Pos)

0x00800000

◆ ADC_SQR2_SQ11_4

#define ADC_SQR2_SQ11_4   (0x10UL << ADC_SQR2_SQ11_Pos)

0x01000000

◆ ADC_SQR2_SQ11_Msk

#define ADC_SQR2_SQ11_Msk   (0x1FUL << ADC_SQR2_SQ11_Pos)

0x01F00000

◆ ADC_SQR2_SQ12

#define ADC_SQR2_SQ12   ADC_SQR2_SQ12_Msk

SQ12[4:0] bits (12th conversion in regular sequence)

◆ ADC_SQR2_SQ12_0

#define ADC_SQR2_SQ12_0   (0x01UL << ADC_SQR2_SQ12_Pos)

0x02000000

◆ ADC_SQR2_SQ12_1

#define ADC_SQR2_SQ12_1   (0x02UL << ADC_SQR2_SQ12_Pos)

0x04000000

◆ ADC_SQR2_SQ12_2

#define ADC_SQR2_SQ12_2   (0x04UL << ADC_SQR2_SQ12_Pos)

0x08000000

◆ ADC_SQR2_SQ12_3

#define ADC_SQR2_SQ12_3   (0x08UL << ADC_SQR2_SQ12_Pos)

0x10000000

◆ ADC_SQR2_SQ12_4

#define ADC_SQR2_SQ12_4   (0x10UL << ADC_SQR2_SQ12_Pos)

0x20000000

◆ ADC_SQR2_SQ12_Msk

#define ADC_SQR2_SQ12_Msk   (0x1FUL << ADC_SQR2_SQ12_Pos)

0x3E000000

◆ ADC_SQR2_SQ7

#define ADC_SQR2_SQ7   ADC_SQR2_SQ7_Msk

SQ7[4:0] bits (7th conversion in regular sequence)

◆ ADC_SQR2_SQ7_0

#define ADC_SQR2_SQ7_0   (0x01UL << ADC_SQR2_SQ7_Pos)

0x00000001

◆ ADC_SQR2_SQ7_1

#define ADC_SQR2_SQ7_1   (0x02UL << ADC_SQR2_SQ7_Pos)

0x00000002

◆ ADC_SQR2_SQ7_2

#define ADC_SQR2_SQ7_2   (0x04UL << ADC_SQR2_SQ7_Pos)

0x00000004

◆ ADC_SQR2_SQ7_3

#define ADC_SQR2_SQ7_3   (0x08UL << ADC_SQR2_SQ7_Pos)

0x00000008

◆ ADC_SQR2_SQ7_4

#define ADC_SQR2_SQ7_4   (0x10UL << ADC_SQR2_SQ7_Pos)

0x00000010

◆ ADC_SQR2_SQ7_Msk

#define ADC_SQR2_SQ7_Msk   (0x1FUL << ADC_SQR2_SQ7_Pos)

0x0000001F

◆ ADC_SQR2_SQ8

#define ADC_SQR2_SQ8   ADC_SQR2_SQ8_Msk

SQ8[4:0] bits (8th conversion in regular sequence)

◆ ADC_SQR2_SQ8_0

#define ADC_SQR2_SQ8_0   (0x01UL << ADC_SQR2_SQ8_Pos)

0x00000020

◆ ADC_SQR2_SQ8_1

#define ADC_SQR2_SQ8_1   (0x02UL << ADC_SQR2_SQ8_Pos)

0x00000040

◆ ADC_SQR2_SQ8_2

#define ADC_SQR2_SQ8_2   (0x04UL << ADC_SQR2_SQ8_Pos)

0x00000080

◆ ADC_SQR2_SQ8_3

#define ADC_SQR2_SQ8_3   (0x08UL << ADC_SQR2_SQ8_Pos)

0x00000100

◆ ADC_SQR2_SQ8_4

#define ADC_SQR2_SQ8_4   (0x10UL << ADC_SQR2_SQ8_Pos)

0x00000200

◆ ADC_SQR2_SQ8_Msk

#define ADC_SQR2_SQ8_Msk   (0x1FUL << ADC_SQR2_SQ8_Pos)

0x000003E0

◆ ADC_SQR2_SQ9

#define ADC_SQR2_SQ9   ADC_SQR2_SQ9_Msk

SQ9[4:0] bits (9th conversion in regular sequence)

◆ ADC_SQR2_SQ9_0

#define ADC_SQR2_SQ9_0   (0x01UL << ADC_SQR2_SQ9_Pos)

0x00000400

◆ ADC_SQR2_SQ9_1

#define ADC_SQR2_SQ9_1   (0x02UL << ADC_SQR2_SQ9_Pos)

0x00000800

◆ ADC_SQR2_SQ9_2

#define ADC_SQR2_SQ9_2   (0x04UL << ADC_SQR2_SQ9_Pos)

0x00001000

◆ ADC_SQR2_SQ9_3

#define ADC_SQR2_SQ9_3   (0x08UL << ADC_SQR2_SQ9_Pos)

0x00002000

◆ ADC_SQR2_SQ9_4

#define ADC_SQR2_SQ9_4   (0x10UL << ADC_SQR2_SQ9_Pos)

0x00004000

◆ ADC_SQR2_SQ9_Msk

#define ADC_SQR2_SQ9_Msk   (0x1FUL << ADC_SQR2_SQ9_Pos)

0x00007C00

◆ ADC_SQR3_SQ1

#define ADC_SQR3_SQ1   ADC_SQR3_SQ1_Msk

SQ1[4:0] bits (1st conversion in regular sequence)

◆ ADC_SQR3_SQ1_0

#define ADC_SQR3_SQ1_0   (0x01UL << ADC_SQR3_SQ1_Pos)

0x00000001

◆ ADC_SQR3_SQ1_1

#define ADC_SQR3_SQ1_1   (0x02UL << ADC_SQR3_SQ1_Pos)

0x00000002

◆ ADC_SQR3_SQ1_2

#define ADC_SQR3_SQ1_2   (0x04UL << ADC_SQR3_SQ1_Pos)

0x00000004

◆ ADC_SQR3_SQ1_3

#define ADC_SQR3_SQ1_3   (0x08UL << ADC_SQR3_SQ1_Pos)

0x00000008

◆ ADC_SQR3_SQ1_4

#define ADC_SQR3_SQ1_4   (0x10UL << ADC_SQR3_SQ1_Pos)

0x00000010

◆ ADC_SQR3_SQ1_Msk

#define ADC_SQR3_SQ1_Msk   (0x1FUL << ADC_SQR3_SQ1_Pos)

0x0000001F

◆ ADC_SQR3_SQ2

#define ADC_SQR3_SQ2   ADC_SQR3_SQ2_Msk

SQ2[4:0] bits (2nd conversion in regular sequence)

◆ ADC_SQR3_SQ2_0

#define ADC_SQR3_SQ2_0   (0x01UL << ADC_SQR3_SQ2_Pos)

0x00000020

◆ ADC_SQR3_SQ2_1

#define ADC_SQR3_SQ2_1   (0x02UL << ADC_SQR3_SQ2_Pos)

0x00000040

◆ ADC_SQR3_SQ2_2

#define ADC_SQR3_SQ2_2   (0x04UL << ADC_SQR3_SQ2_Pos)

0x00000080

◆ ADC_SQR3_SQ2_3

#define ADC_SQR3_SQ2_3   (0x08UL << ADC_SQR3_SQ2_Pos)

0x00000100

◆ ADC_SQR3_SQ2_4

#define ADC_SQR3_SQ2_4   (0x10UL << ADC_SQR3_SQ2_Pos)

0x00000200

◆ ADC_SQR3_SQ2_Msk

#define ADC_SQR3_SQ2_Msk   (0x1FUL << ADC_SQR3_SQ2_Pos)

0x000003E0

◆ ADC_SQR3_SQ3

#define ADC_SQR3_SQ3   ADC_SQR3_SQ3_Msk

SQ3[4:0] bits (3rd conversion in regular sequence)

◆ ADC_SQR3_SQ3_0

#define ADC_SQR3_SQ3_0   (0x01UL << ADC_SQR3_SQ3_Pos)

0x00000400

◆ ADC_SQR3_SQ3_1

#define ADC_SQR3_SQ3_1   (0x02UL << ADC_SQR3_SQ3_Pos)

0x00000800

◆ ADC_SQR3_SQ3_2

#define ADC_SQR3_SQ3_2   (0x04UL << ADC_SQR3_SQ3_Pos)

0x00001000

◆ ADC_SQR3_SQ3_3

#define ADC_SQR3_SQ3_3   (0x08UL << ADC_SQR3_SQ3_Pos)

0x00002000

◆ ADC_SQR3_SQ3_4

#define ADC_SQR3_SQ3_4   (0x10UL << ADC_SQR3_SQ3_Pos)

0x00004000

◆ ADC_SQR3_SQ3_Msk

#define ADC_SQR3_SQ3_Msk   (0x1FUL << ADC_SQR3_SQ3_Pos)

0x00007C00

◆ ADC_SQR3_SQ4

#define ADC_SQR3_SQ4   ADC_SQR3_SQ4_Msk

SQ4[4:0] bits (4th conversion in regular sequence)

◆ ADC_SQR3_SQ4_0

#define ADC_SQR3_SQ4_0   (0x01UL << ADC_SQR3_SQ4_Pos)

0x00008000

◆ ADC_SQR3_SQ4_1

#define ADC_SQR3_SQ4_1   (0x02UL << ADC_SQR3_SQ4_Pos)

0x00010000

◆ ADC_SQR3_SQ4_2

#define ADC_SQR3_SQ4_2   (0x04UL << ADC_SQR3_SQ4_Pos)

0x00020000

◆ ADC_SQR3_SQ4_3

#define ADC_SQR3_SQ4_3   (0x08UL << ADC_SQR3_SQ4_Pos)

0x00040000

◆ ADC_SQR3_SQ4_4

#define ADC_SQR3_SQ4_4   (0x10UL << ADC_SQR3_SQ4_Pos)

0x00080000

◆ ADC_SQR3_SQ4_Msk

#define ADC_SQR3_SQ4_Msk   (0x1FUL << ADC_SQR3_SQ4_Pos)

0x000F8000

◆ ADC_SQR3_SQ5

#define ADC_SQR3_SQ5   ADC_SQR3_SQ5_Msk

SQ5[4:0] bits (5th conversion in regular sequence)

◆ ADC_SQR3_SQ5_0

#define ADC_SQR3_SQ5_0   (0x01UL << ADC_SQR3_SQ5_Pos)

0x00100000

◆ ADC_SQR3_SQ5_1

#define ADC_SQR3_SQ5_1   (0x02UL << ADC_SQR3_SQ5_Pos)

0x00200000

◆ ADC_SQR3_SQ5_2

#define ADC_SQR3_SQ5_2   (0x04UL << ADC_SQR3_SQ5_Pos)

0x00400000

◆ ADC_SQR3_SQ5_3

#define ADC_SQR3_SQ5_3   (0x08UL << ADC_SQR3_SQ5_Pos)

0x00800000

◆ ADC_SQR3_SQ5_4

#define ADC_SQR3_SQ5_4   (0x10UL << ADC_SQR3_SQ5_Pos)

0x01000000

◆ ADC_SQR3_SQ5_Msk

#define ADC_SQR3_SQ5_Msk   (0x1FUL << ADC_SQR3_SQ5_Pos)

0x01F00000

◆ ADC_SQR3_SQ6

#define ADC_SQR3_SQ6   ADC_SQR3_SQ6_Msk

SQ6[4:0] bits (6th conversion in regular sequence)

◆ ADC_SQR3_SQ6_0

#define ADC_SQR3_SQ6_0   (0x01UL << ADC_SQR3_SQ6_Pos)

0x02000000

◆ ADC_SQR3_SQ6_1

#define ADC_SQR3_SQ6_1   (0x02UL << ADC_SQR3_SQ6_Pos)

0x04000000

◆ ADC_SQR3_SQ6_2

#define ADC_SQR3_SQ6_2   (0x04UL << ADC_SQR3_SQ6_Pos)

0x08000000

◆ ADC_SQR3_SQ6_3

#define ADC_SQR3_SQ6_3   (0x08UL << ADC_SQR3_SQ6_Pos)

0x10000000

◆ ADC_SQR3_SQ6_4

#define ADC_SQR3_SQ6_4   (0x10UL << ADC_SQR3_SQ6_Pos)

0x20000000

◆ ADC_SQR3_SQ6_Msk

#define ADC_SQR3_SQ6_Msk   (0x1FUL << ADC_SQR3_SQ6_Pos)

0x3E000000

◆ ADC_SR_AWD

#define ADC_SR_AWD   ADC_SR_AWD_Msk

Analog watchdog flag

◆ ADC_SR_AWD_Msk

#define ADC_SR_AWD_Msk   (0x1UL << ADC_SR_AWD_Pos)

0x00000001

◆ ADC_SR_EOC

#define ADC_SR_EOC   ADC_SR_EOC_Msk

End of conversion

◆ ADC_SR_EOC_Msk

#define ADC_SR_EOC_Msk   (0x1UL << ADC_SR_EOC_Pos)

0x00000002

◆ ADC_SR_JEOC

#define ADC_SR_JEOC   ADC_SR_JEOC_Msk

Injected channel end of conversion

◆ ADC_SR_JEOC_Msk

#define ADC_SR_JEOC_Msk   (0x1UL << ADC_SR_JEOC_Pos)

0x00000004

◆ ADC_SR_JSTRT

#define ADC_SR_JSTRT   ADC_SR_JSTRT_Msk

Injected channel Start flag

◆ ADC_SR_JSTRT_Msk

#define ADC_SR_JSTRT_Msk   (0x1UL << ADC_SR_JSTRT_Pos)

0x00000008

◆ ADC_SR_OVR

#define ADC_SR_OVR   ADC_SR_OVR_Msk

Overrun flag

◆ ADC_SR_OVR_Msk

#define ADC_SR_OVR_Msk   (0x1UL << ADC_SR_OVR_Pos)

0x00000020

◆ ADC_SR_STRT

#define ADC_SR_STRT   ADC_SR_STRT_Msk

Regular channel Start flag

◆ ADC_SR_STRT_Msk

#define ADC_SR_STRT_Msk   (0x1UL << ADC_SR_STRT_Pos)

0x00000010

◆ CAN_BTR_BRP

#define CAN_BTR_BRP   CAN_BTR_BRP_Msk

Baud Rate Prescaler

◆ CAN_BTR_BRP_Msk

#define CAN_BTR_BRP_Msk   (0x3FFUL << CAN_BTR_BRP_Pos)

0x000003FF

◆ CAN_BTR_LBKM

#define CAN_BTR_LBKM   CAN_BTR_LBKM_Msk

Loop Back Mode (Debug)

◆ CAN_BTR_LBKM_Msk

#define CAN_BTR_LBKM_Msk   (0x1UL << CAN_BTR_LBKM_Pos)

0x40000000

◆ CAN_BTR_SILM

#define CAN_BTR_SILM   CAN_BTR_SILM_Msk

Silent Mode
Mailbox registers

◆ CAN_BTR_SILM_Msk

#define CAN_BTR_SILM_Msk   (0x1UL << CAN_BTR_SILM_Pos)

0x80000000

◆ CAN_BTR_SJW

#define CAN_BTR_SJW   CAN_BTR_SJW_Msk

Resynchronization Jump Width

◆ CAN_BTR_SJW_0

#define CAN_BTR_SJW_0   (0x1UL << CAN_BTR_SJW_Pos)

0x01000000

◆ CAN_BTR_SJW_1

#define CAN_BTR_SJW_1   (0x2UL << CAN_BTR_SJW_Pos)

0x02000000

◆ CAN_BTR_SJW_Msk

#define CAN_BTR_SJW_Msk   (0x3UL << CAN_BTR_SJW_Pos)

0x03000000

◆ CAN_BTR_TS1

#define CAN_BTR_TS1   CAN_BTR_TS1_Msk

Time Segment 1

◆ CAN_BTR_TS1_0

#define CAN_BTR_TS1_0   (0x1UL << CAN_BTR_TS1_Pos)

0x00010000

◆ CAN_BTR_TS1_1

#define CAN_BTR_TS1_1   (0x2UL << CAN_BTR_TS1_Pos)

0x00020000

◆ CAN_BTR_TS1_2

#define CAN_BTR_TS1_2   (0x4UL << CAN_BTR_TS1_Pos)

0x00040000

◆ CAN_BTR_TS1_3

#define CAN_BTR_TS1_3   (0x8UL << CAN_BTR_TS1_Pos)

0x00080000

◆ CAN_BTR_TS1_Msk

#define CAN_BTR_TS1_Msk   (0xFUL << CAN_BTR_TS1_Pos)

0x000F0000

◆ CAN_BTR_TS2

#define CAN_BTR_TS2   CAN_BTR_TS2_Msk

Time Segment 2

◆ CAN_BTR_TS2_0

#define CAN_BTR_TS2_0   (0x1UL << CAN_BTR_TS2_Pos)

0x00100000

◆ CAN_BTR_TS2_1

#define CAN_BTR_TS2_1   (0x2UL << CAN_BTR_TS2_Pos)

0x00200000

◆ CAN_BTR_TS2_2

#define CAN_BTR_TS2_2   (0x4UL << CAN_BTR_TS2_Pos)

0x00400000

◆ CAN_BTR_TS2_Msk

#define CAN_BTR_TS2_Msk   (0x7UL << CAN_BTR_TS2_Pos)

0x00700000

◆ CAN_ESR_BOFF

#define CAN_ESR_BOFF   CAN_ESR_BOFF_Msk

Bus-Off Flag

◆ CAN_ESR_BOFF_Msk

#define CAN_ESR_BOFF_Msk   (0x1UL << CAN_ESR_BOFF_Pos)

0x00000004

◆ CAN_ESR_EPVF

#define CAN_ESR_EPVF   CAN_ESR_EPVF_Msk

Error Passive Flag

◆ CAN_ESR_EPVF_Msk

#define CAN_ESR_EPVF_Msk   (0x1UL << CAN_ESR_EPVF_Pos)

0x00000002

◆ CAN_ESR_EWGF

#define CAN_ESR_EWGF   CAN_ESR_EWGF_Msk

Error Warning Flag

◆ CAN_ESR_EWGF_Msk

#define CAN_ESR_EWGF_Msk   (0x1UL << CAN_ESR_EWGF_Pos)

0x00000001

◆ CAN_ESR_LEC

#define CAN_ESR_LEC   CAN_ESR_LEC_Msk

LEC[2:0] bits (Last Error Code)

◆ CAN_ESR_LEC_0

#define CAN_ESR_LEC_0   (0x1UL << CAN_ESR_LEC_Pos)

0x00000010

◆ CAN_ESR_LEC_1

#define CAN_ESR_LEC_1   (0x2UL << CAN_ESR_LEC_Pos)

0x00000020

◆ CAN_ESR_LEC_2

#define CAN_ESR_LEC_2   (0x4UL << CAN_ESR_LEC_Pos)

0x00000040

◆ CAN_ESR_LEC_Msk

#define CAN_ESR_LEC_Msk   (0x7UL << CAN_ESR_LEC_Pos)

0x00000070

◆ CAN_ESR_REC

#define CAN_ESR_REC   CAN_ESR_REC_Msk

Receive Error Counter

◆ CAN_ESR_REC_Msk

#define CAN_ESR_REC_Msk   (0xFFUL << CAN_ESR_REC_Pos)

0xFF000000

◆ CAN_ESR_TEC

#define CAN_ESR_TEC   CAN_ESR_TEC_Msk

Least significant byte of the 9-bit Transmit Error Counter

◆ CAN_ESR_TEC_Msk

#define CAN_ESR_TEC_Msk   (0xFFUL << CAN_ESR_TEC_Pos)

0x00FF0000

◆ CAN_F0R1_FB0

#define CAN_F0R1_FB0   CAN_F0R1_FB0_Msk

Filter bit 0

◆ CAN_F0R1_FB0_Msk

#define CAN_F0R1_FB0_Msk   (0x1UL << CAN_F0R1_FB0_Pos)

0x00000001

◆ CAN_F0R1_FB1

#define CAN_F0R1_FB1   CAN_F0R1_FB1_Msk

Filter bit 1

◆ CAN_F0R1_FB10

#define CAN_F0R1_FB10   CAN_F0R1_FB10_Msk

Filter bit 10

◆ CAN_F0R1_FB10_Msk

#define CAN_F0R1_FB10_Msk   (0x1UL << CAN_F0R1_FB10_Pos)

0x00000400

◆ CAN_F0R1_FB11

#define CAN_F0R1_FB11   CAN_F0R1_FB11_Msk

Filter bit 11

◆ CAN_F0R1_FB11_Msk

#define CAN_F0R1_FB11_Msk   (0x1UL << CAN_F0R1_FB11_Pos)

0x00000800

◆ CAN_F0R1_FB12

#define CAN_F0R1_FB12   CAN_F0R1_FB12_Msk

Filter bit 12

◆ CAN_F0R1_FB12_Msk

#define CAN_F0R1_FB12_Msk   (0x1UL << CAN_F0R1_FB12_Pos)

0x00001000

◆ CAN_F0R1_FB13

#define CAN_F0R1_FB13   CAN_F0R1_FB13_Msk

Filter bit 13

◆ CAN_F0R1_FB13_Msk

#define CAN_F0R1_FB13_Msk   (0x1UL << CAN_F0R1_FB13_Pos)

0x00002000

◆ CAN_F0R1_FB14

#define CAN_F0R1_FB14   CAN_F0R1_FB14_Msk

Filter bit 14

◆ CAN_F0R1_FB14_Msk

#define CAN_F0R1_FB14_Msk   (0x1UL << CAN_F0R1_FB14_Pos)

0x00004000

◆ CAN_F0R1_FB15

#define CAN_F0R1_FB15   CAN_F0R1_FB15_Msk

Filter bit 15

◆ CAN_F0R1_FB15_Msk

#define CAN_F0R1_FB15_Msk   (0x1UL << CAN_F0R1_FB15_Pos)

0x00008000

◆ CAN_F0R1_FB16

#define CAN_F0R1_FB16   CAN_F0R1_FB16_Msk

Filter bit 16

◆ CAN_F0R1_FB16_Msk

#define CAN_F0R1_FB16_Msk   (0x1UL << CAN_F0R1_FB16_Pos)

0x00010000

◆ CAN_F0R1_FB17

#define CAN_F0R1_FB17   CAN_F0R1_FB17_Msk

Filter bit 17

◆ CAN_F0R1_FB17_Msk

#define CAN_F0R1_FB17_Msk   (0x1UL << CAN_F0R1_FB17_Pos)

0x00020000

◆ CAN_F0R1_FB18

#define CAN_F0R1_FB18   CAN_F0R1_FB18_Msk

Filter bit 18

◆ CAN_F0R1_FB18_Msk

#define CAN_F0R1_FB18_Msk   (0x1UL << CAN_F0R1_FB18_Pos)

0x00040000

◆ CAN_F0R1_FB19

#define CAN_F0R1_FB19   CAN_F0R1_FB19_Msk

Filter bit 19

◆ CAN_F0R1_FB19_Msk

#define CAN_F0R1_FB19_Msk   (0x1UL << CAN_F0R1_FB19_Pos)

0x00080000

◆ CAN_F0R1_FB1_Msk

#define CAN_F0R1_FB1_Msk   (0x1UL << CAN_F0R1_FB1_Pos)

0x00000002

◆ CAN_F0R1_FB2

#define CAN_F0R1_FB2   CAN_F0R1_FB2_Msk

Filter bit 2

◆ CAN_F0R1_FB20

#define CAN_F0R1_FB20   CAN_F0R1_FB20_Msk

Filter bit 20

◆ CAN_F0R1_FB20_Msk

#define CAN_F0R1_FB20_Msk   (0x1UL << CAN_F0R1_FB20_Pos)

0x00100000

◆ CAN_F0R1_FB21

#define CAN_F0R1_FB21   CAN_F0R1_FB21_Msk

Filter bit 21

◆ CAN_F0R1_FB21_Msk

#define CAN_F0R1_FB21_Msk   (0x1UL << CAN_F0R1_FB21_Pos)

0x00200000

◆ CAN_F0R1_FB22

#define CAN_F0R1_FB22   CAN_F0R1_FB22_Msk

Filter bit 22

◆ CAN_F0R1_FB22_Msk

#define CAN_F0R1_FB22_Msk   (0x1UL << CAN_F0R1_FB22_Pos)

0x00400000

◆ CAN_F0R1_FB23

#define CAN_F0R1_FB23   CAN_F0R1_FB23_Msk

Filter bit 23

◆ CAN_F0R1_FB23_Msk

#define CAN_F0R1_FB23_Msk   (0x1UL << CAN_F0R1_FB23_Pos)

0x00800000

◆ CAN_F0R1_FB24

#define CAN_F0R1_FB24   CAN_F0R1_FB24_Msk

Filter bit 24

◆ CAN_F0R1_FB24_Msk

#define CAN_F0R1_FB24_Msk   (0x1UL << CAN_F0R1_FB24_Pos)

0x01000000

◆ CAN_F0R1_FB25

#define CAN_F0R1_FB25   CAN_F0R1_FB25_Msk

Filter bit 25

◆ CAN_F0R1_FB25_Msk

#define CAN_F0R1_FB25_Msk   (0x1UL << CAN_F0R1_FB25_Pos)

0x02000000

◆ CAN_F0R1_FB26

#define CAN_F0R1_FB26   CAN_F0R1_FB26_Msk

Filter bit 26

◆ CAN_F0R1_FB26_Msk

#define CAN_F0R1_FB26_Msk   (0x1UL << CAN_F0R1_FB26_Pos)

0x04000000

◆ CAN_F0R1_FB27

#define CAN_F0R1_FB27   CAN_F0R1_FB27_Msk

Filter bit 27

◆ CAN_F0R1_FB27_Msk

#define CAN_F0R1_FB27_Msk   (0x1UL << CAN_F0R1_FB27_Pos)

0x08000000

◆ CAN_F0R1_FB28

#define CAN_F0R1_FB28   CAN_F0R1_FB28_Msk

Filter bit 28

◆ CAN_F0R1_FB28_Msk

#define CAN_F0R1_FB28_Msk   (0x1UL << CAN_F0R1_FB28_Pos)

0x10000000

◆ CAN_F0R1_FB29

#define CAN_F0R1_FB29   CAN_F0R1_FB29_Msk

Filter bit 29

◆ CAN_F0R1_FB29_Msk

#define CAN_F0R1_FB29_Msk   (0x1UL << CAN_F0R1_FB29_Pos)

0x20000000

◆ CAN_F0R1_FB2_Msk

#define CAN_F0R1_FB2_Msk   (0x1UL << CAN_F0R1_FB2_Pos)

0x00000004

◆ CAN_F0R1_FB3

#define CAN_F0R1_FB3   CAN_F0R1_FB3_Msk

Filter bit 3

◆ CAN_F0R1_FB30

#define CAN_F0R1_FB30   CAN_F0R1_FB30_Msk

Filter bit 30

◆ CAN_F0R1_FB30_Msk

#define CAN_F0R1_FB30_Msk   (0x1UL << CAN_F0R1_FB30_Pos)

0x40000000

◆ CAN_F0R1_FB31

#define CAN_F0R1_FB31   CAN_F0R1_FB31_Msk

Filter bit 31

◆ CAN_F0R1_FB31_Msk

#define CAN_F0R1_FB31_Msk   (0x1UL << CAN_F0R1_FB31_Pos)

0x80000000

◆ CAN_F0R1_FB3_Msk

#define CAN_F0R1_FB3_Msk   (0x1UL << CAN_F0R1_FB3_Pos)

0x00000008

◆ CAN_F0R1_FB4

#define CAN_F0R1_FB4   CAN_F0R1_FB4_Msk

Filter bit 4

◆ CAN_F0R1_FB4_Msk

#define CAN_F0R1_FB4_Msk   (0x1UL << CAN_F0R1_FB4_Pos)

0x00000010

◆ CAN_F0R1_FB5

#define CAN_F0R1_FB5   CAN_F0R1_FB5_Msk

Filter bit 5

◆ CAN_F0R1_FB5_Msk

#define CAN_F0R1_FB5_Msk   (0x1UL << CAN_F0R1_FB5_Pos)

0x00000020

◆ CAN_F0R1_FB6

#define CAN_F0R1_FB6   CAN_F0R1_FB6_Msk

Filter bit 6

◆ CAN_F0R1_FB6_Msk

#define CAN_F0R1_FB6_Msk   (0x1UL << CAN_F0R1_FB6_Pos)

0x00000040

◆ CAN_F0R1_FB7

#define CAN_F0R1_FB7   CAN_F0R1_FB7_Msk

Filter bit 7

◆ CAN_F0R1_FB7_Msk

#define CAN_F0R1_FB7_Msk   (0x1UL << CAN_F0R1_FB7_Pos)

0x00000080

◆ CAN_F0R1_FB8

#define CAN_F0R1_FB8   CAN_F0R1_FB8_Msk

Filter bit 8

◆ CAN_F0R1_FB8_Msk

#define CAN_F0R1_FB8_Msk   (0x1UL << CAN_F0R1_FB8_Pos)

0x00000100

◆ CAN_F0R1_FB9

#define CAN_F0R1_FB9   CAN_F0R1_FB9_Msk

Filter bit 9

◆ CAN_F0R1_FB9_Msk

#define CAN_F0R1_FB9_Msk   (0x1UL << CAN_F0R1_FB9_Pos)

0x00000200

◆ CAN_F0R2_FB0

#define CAN_F0R2_FB0   CAN_F0R2_FB0_Msk

Filter bit 0

◆ CAN_F0R2_FB0_Msk

#define CAN_F0R2_FB0_Msk   (0x1UL << CAN_F0R2_FB0_Pos)

0x00000001

◆ CAN_F0R2_FB1

#define CAN_F0R2_FB1   CAN_F0R2_FB1_Msk

Filter bit 1

◆ CAN_F0R2_FB10

#define CAN_F0R2_FB10   CAN_F0R2_FB10_Msk

Filter bit 10

◆ CAN_F0R2_FB10_Msk

#define CAN_F0R2_FB10_Msk   (0x1UL << CAN_F0R2_FB10_Pos)

0x00000400

◆ CAN_F0R2_FB11

#define CAN_F0R2_FB11   CAN_F0R2_FB11_Msk

Filter bit 11

◆ CAN_F0R2_FB11_Msk

#define CAN_F0R2_FB11_Msk   (0x1UL << CAN_F0R2_FB11_Pos)

0x00000800

◆ CAN_F0R2_FB12

#define CAN_F0R2_FB12   CAN_F0R2_FB12_Msk

Filter bit 12

◆ CAN_F0R2_FB12_Msk

#define CAN_F0R2_FB12_Msk   (0x1UL << CAN_F0R2_FB12_Pos)

0x00001000

◆ CAN_F0R2_FB13

#define CAN_F0R2_FB13   CAN_F0R2_FB13_Msk

Filter bit 13

◆ CAN_F0R2_FB13_Msk

#define CAN_F0R2_FB13_Msk   (0x1UL << CAN_F0R2_FB13_Pos)

0x00002000

◆ CAN_F0R2_FB14

#define CAN_F0R2_FB14   CAN_F0R2_FB14_Msk

Filter bit 14

◆ CAN_F0R2_FB14_Msk

#define CAN_F0R2_FB14_Msk   (0x1UL << CAN_F0R2_FB14_Pos)

0x00004000

◆ CAN_F0R2_FB15

#define CAN_F0R2_FB15   CAN_F0R2_FB15_Msk

Filter bit 15

◆ CAN_F0R2_FB15_Msk

#define CAN_F0R2_FB15_Msk   (0x1UL << CAN_F0R2_FB15_Pos)

0x00008000

◆ CAN_F0R2_FB16

#define CAN_F0R2_FB16   CAN_F0R2_FB16_Msk

Filter bit 16

◆ CAN_F0R2_FB16_Msk

#define CAN_F0R2_FB16_Msk   (0x1UL << CAN_F0R2_FB16_Pos)

0x00010000

◆ CAN_F0R2_FB17

#define CAN_F0R2_FB17   CAN_F0R2_FB17_Msk

Filter bit 17

◆ CAN_F0R2_FB17_Msk

#define CAN_F0R2_FB17_Msk   (0x1UL << CAN_F0R2_FB17_Pos)

0x00020000

◆ CAN_F0R2_FB18

#define CAN_F0R2_FB18   CAN_F0R2_FB18_Msk

Filter bit 18

◆ CAN_F0R2_FB18_Msk

#define CAN_F0R2_FB18_Msk   (0x1UL << CAN_F0R2_FB18_Pos)

0x00040000

◆ CAN_F0R2_FB19

#define CAN_F0R2_FB19   CAN_F0R2_FB19_Msk

Filter bit 19

◆ CAN_F0R2_FB19_Msk

#define CAN_F0R2_FB19_Msk   (0x1UL << CAN_F0R2_FB19_Pos)

0x00080000

◆ CAN_F0R2_FB1_Msk

#define CAN_F0R2_FB1_Msk   (0x1UL << CAN_F0R2_FB1_Pos)

0x00000002

◆ CAN_F0R2_FB2

#define CAN_F0R2_FB2   CAN_F0R2_FB2_Msk

Filter bit 2

◆ CAN_F0R2_FB20

#define CAN_F0R2_FB20   CAN_F0R2_FB20_Msk

Filter bit 20

◆ CAN_F0R2_FB20_Msk

#define CAN_F0R2_FB20_Msk   (0x1UL << CAN_F0R2_FB20_Pos)

0x00100000

◆ CAN_F0R2_FB21

#define CAN_F0R2_FB21   CAN_F0R2_FB21_Msk

Filter bit 21

◆ CAN_F0R2_FB21_Msk

#define CAN_F0R2_FB21_Msk   (0x1UL << CAN_F0R2_FB21_Pos)

0x00200000

◆ CAN_F0R2_FB22

#define CAN_F0R2_FB22   CAN_F0R2_FB22_Msk

Filter bit 22

◆ CAN_F0R2_FB22_Msk

#define CAN_F0R2_FB22_Msk   (0x1UL << CAN_F0R2_FB22_Pos)

0x00400000

◆ CAN_F0R2_FB23

#define CAN_F0R2_FB23   CAN_F0R2_FB23_Msk

Filter bit 23

◆ CAN_F0R2_FB23_Msk

#define CAN_F0R2_FB23_Msk   (0x1UL << CAN_F0R2_FB23_Pos)

0x00800000

◆ CAN_F0R2_FB24

#define CAN_F0R2_FB24   CAN_F0R2_FB24_Msk

Filter bit 24

◆ CAN_F0R2_FB24_Msk

#define CAN_F0R2_FB24_Msk   (0x1UL << CAN_F0R2_FB24_Pos)

0x01000000

◆ CAN_F0R2_FB25

#define CAN_F0R2_FB25   CAN_F0R2_FB25_Msk

Filter bit 25

◆ CAN_F0R2_FB25_Msk

#define CAN_F0R2_FB25_Msk   (0x1UL << CAN_F0R2_FB25_Pos)

0x02000000

◆ CAN_F0R2_FB26

#define CAN_F0R2_FB26   CAN_F0R2_FB26_Msk

Filter bit 26

◆ CAN_F0R2_FB26_Msk

#define CAN_F0R2_FB26_Msk   (0x1UL << CAN_F0R2_FB26_Pos)

0x04000000

◆ CAN_F0R2_FB27

#define CAN_F0R2_FB27   CAN_F0R2_FB27_Msk

Filter bit 27

◆ CAN_F0R2_FB27_Msk

#define CAN_F0R2_FB27_Msk   (0x1UL << CAN_F0R2_FB27_Pos)

0x08000000

◆ CAN_F0R2_FB28

#define CAN_F0R2_FB28   CAN_F0R2_FB28_Msk

Filter bit 28

◆ CAN_F0R2_FB28_Msk

#define CAN_F0R2_FB28_Msk   (0x1UL << CAN_F0R2_FB28_Pos)

0x10000000

◆ CAN_F0R2_FB29

#define CAN_F0R2_FB29   CAN_F0R2_FB29_Msk

Filter bit 29

◆ CAN_F0R2_FB29_Msk

#define CAN_F0R2_FB29_Msk   (0x1UL << CAN_F0R2_FB29_Pos)

0x20000000

◆ CAN_F0R2_FB2_Msk

#define CAN_F0R2_FB2_Msk   (0x1UL << CAN_F0R2_FB2_Pos)

0x00000004

◆ CAN_F0R2_FB3

#define CAN_F0R2_FB3   CAN_F0R2_FB3_Msk

Filter bit 3

◆ CAN_F0R2_FB30

#define CAN_F0R2_FB30   CAN_F0R2_FB30_Msk

Filter bit 30

◆ CAN_F0R2_FB30_Msk

#define CAN_F0R2_FB30_Msk   (0x1UL << CAN_F0R2_FB30_Pos)

0x40000000

◆ CAN_F0R2_FB31

#define CAN_F0R2_FB31   CAN_F0R2_FB31_Msk

Filter bit 31

◆ CAN_F0R2_FB31_Msk

#define CAN_F0R2_FB31_Msk   (0x1UL << CAN_F0R2_FB31_Pos)

0x80000000

◆ CAN_F0R2_FB3_Msk

#define CAN_F0R2_FB3_Msk   (0x1UL << CAN_F0R2_FB3_Pos)

0x00000008

◆ CAN_F0R2_FB4

#define CAN_F0R2_FB4   CAN_F0R2_FB4_Msk

Filter bit 4

◆ CAN_F0R2_FB4_Msk

#define CAN_F0R2_FB4_Msk   (0x1UL << CAN_F0R2_FB4_Pos)

0x00000010

◆ CAN_F0R2_FB5

#define CAN_F0R2_FB5   CAN_F0R2_FB5_Msk

Filter bit 5

◆ CAN_F0R2_FB5_Msk

#define CAN_F0R2_FB5_Msk   (0x1UL << CAN_F0R2_FB5_Pos)

0x00000020

◆ CAN_F0R2_FB6

#define CAN_F0R2_FB6   CAN_F0R2_FB6_Msk

Filter bit 6

◆ CAN_F0R2_FB6_Msk

#define CAN_F0R2_FB6_Msk   (0x1UL << CAN_F0R2_FB6_Pos)

0x00000040

◆ CAN_F0R2_FB7

#define CAN_F0R2_FB7   CAN_F0R2_FB7_Msk

Filter bit 7

◆ CAN_F0R2_FB7_Msk

#define CAN_F0R2_FB7_Msk   (0x1UL << CAN_F0R2_FB7_Pos)

0x00000080

◆ CAN_F0R2_FB8

#define CAN_F0R2_FB8   CAN_F0R2_FB8_Msk

Filter bit 8

◆ CAN_F0R2_FB8_Msk

#define CAN_F0R2_FB8_Msk   (0x1UL << CAN_F0R2_FB8_Pos)

0x00000100

◆ CAN_F0R2_FB9

#define CAN_F0R2_FB9   CAN_F0R2_FB9_Msk

Filter bit 9

◆ CAN_F0R2_FB9_Msk

#define CAN_F0R2_FB9_Msk   (0x1UL << CAN_F0R2_FB9_Pos)

0x00000200

◆ CAN_F10R1_FB0

#define CAN_F10R1_FB0   CAN_F10R1_FB0_Msk

Filter bit 0

◆ CAN_F10R1_FB0_Msk

#define CAN_F10R1_FB0_Msk   (0x1UL << CAN_F10R1_FB0_Pos)

0x00000001

◆ CAN_F10R1_FB1

#define CAN_F10R1_FB1   CAN_F10R1_FB1_Msk

Filter bit 1

◆ CAN_F10R1_FB10

#define CAN_F10R1_FB10   CAN_F10R1_FB10_Msk

Filter bit 10

◆ CAN_F10R1_FB10_Msk

#define CAN_F10R1_FB10_Msk   (0x1UL << CAN_F10R1_FB10_Pos)

0x00000400

◆ CAN_F10R1_FB11

#define CAN_F10R1_FB11   CAN_F10R1_FB11_Msk

Filter bit 11

◆ CAN_F10R1_FB11_Msk

#define CAN_F10R1_FB11_Msk   (0x1UL << CAN_F10R1_FB11_Pos)

0x00000800

◆ CAN_F10R1_FB12

#define CAN_F10R1_FB12   CAN_F10R1_FB12_Msk

Filter bit 12

◆ CAN_F10R1_FB12_Msk

#define CAN_F10R1_FB12_Msk   (0x1UL << CAN_F10R1_FB12_Pos)

0x00001000

◆ CAN_F10R1_FB13

#define CAN_F10R1_FB13   CAN_F10R1_FB13_Msk

Filter bit 13

◆ CAN_F10R1_FB13_Msk

#define CAN_F10R1_FB13_Msk   (0x1UL << CAN_F10R1_FB13_Pos)

0x00002000

◆ CAN_F10R1_FB14

#define CAN_F10R1_FB14   CAN_F10R1_FB14_Msk

Filter bit 14

◆ CAN_F10R1_FB14_Msk

#define CAN_F10R1_FB14_Msk   (0x1UL << CAN_F10R1_FB14_Pos)

0x00004000

◆ CAN_F10R1_FB15

#define CAN_F10R1_FB15   CAN_F10R1_FB15_Msk

Filter bit 15

◆ CAN_F10R1_FB15_Msk

#define CAN_F10R1_FB15_Msk   (0x1UL << CAN_F10R1_FB15_Pos)

0x00008000

◆ CAN_F10R1_FB16

#define CAN_F10R1_FB16   CAN_F10R1_FB16_Msk

Filter bit 16

◆ CAN_F10R1_FB16_Msk

#define CAN_F10R1_FB16_Msk   (0x1UL << CAN_F10R1_FB16_Pos)

0x00010000

◆ CAN_F10R1_FB17

#define CAN_F10R1_FB17   CAN_F10R1_FB17_Msk

Filter bit 17

◆ CAN_F10R1_FB17_Msk

#define CAN_F10R1_FB17_Msk   (0x1UL << CAN_F10R1_FB17_Pos)

0x00020000

◆ CAN_F10R1_FB18

#define CAN_F10R1_FB18   CAN_F10R1_FB18_Msk

Filter bit 18

◆ CAN_F10R1_FB18_Msk

#define CAN_F10R1_FB18_Msk   (0x1UL << CAN_F10R1_FB18_Pos)

0x00040000

◆ CAN_F10R1_FB19

#define CAN_F10R1_FB19   CAN_F10R1_FB19_Msk

Filter bit 19

◆ CAN_F10R1_FB19_Msk

#define CAN_F10R1_FB19_Msk   (0x1UL << CAN_F10R1_FB19_Pos)

0x00080000

◆ CAN_F10R1_FB1_Msk

#define CAN_F10R1_FB1_Msk   (0x1UL << CAN_F10R1_FB1_Pos)

0x00000002

◆ CAN_F10R1_FB2

#define CAN_F10R1_FB2   CAN_F10R1_FB2_Msk

Filter bit 2

◆ CAN_F10R1_FB20

#define CAN_F10R1_FB20   CAN_F10R1_FB20_Msk

Filter bit 20

◆ CAN_F10R1_FB20_Msk

#define CAN_F10R1_FB20_Msk   (0x1UL << CAN_F10R1_FB20_Pos)

0x00100000

◆ CAN_F10R1_FB21

#define CAN_F10R1_FB21   CAN_F10R1_FB21_Msk

Filter bit 21

◆ CAN_F10R1_FB21_Msk

#define CAN_F10R1_FB21_Msk   (0x1UL << CAN_F10R1_FB21_Pos)

0x00200000

◆ CAN_F10R1_FB22

#define CAN_F10R1_FB22   CAN_F10R1_FB22_Msk

Filter bit 22

◆ CAN_F10R1_FB22_Msk

#define CAN_F10R1_FB22_Msk   (0x1UL << CAN_F10R1_FB22_Pos)

0x00400000

◆ CAN_F10R1_FB23

#define CAN_F10R1_FB23   CAN_F10R1_FB23_Msk

Filter bit 23

◆ CAN_F10R1_FB23_Msk

#define CAN_F10R1_FB23_Msk   (0x1UL << CAN_F10R1_FB23_Pos)

0x00800000

◆ CAN_F10R1_FB24

#define CAN_F10R1_FB24   CAN_F10R1_FB24_Msk

Filter bit 24

◆ CAN_F10R1_FB24_Msk

#define CAN_F10R1_FB24_Msk   (0x1UL << CAN_F10R1_FB24_Pos)

0x01000000

◆ CAN_F10R1_FB25

#define CAN_F10R1_FB25   CAN_F10R1_FB25_Msk

Filter bit 25

◆ CAN_F10R1_FB25_Msk

#define CAN_F10R1_FB25_Msk   (0x1UL << CAN_F10R1_FB25_Pos)

0x02000000

◆ CAN_F10R1_FB26

#define CAN_F10R1_FB26   CAN_F10R1_FB26_Msk

Filter bit 26

◆ CAN_F10R1_FB26_Msk

#define CAN_F10R1_FB26_Msk   (0x1UL << CAN_F10R1_FB26_Pos)

0x04000000

◆ CAN_F10R1_FB27

#define CAN_F10R1_FB27   CAN_F10R1_FB27_Msk

Filter bit 27

◆ CAN_F10R1_FB27_Msk

#define CAN_F10R1_FB27_Msk   (0x1UL << CAN_F10R1_FB27_Pos)

0x08000000

◆ CAN_F10R1_FB28

#define CAN_F10R1_FB28   CAN_F10R1_FB28_Msk

Filter bit 28

◆ CAN_F10R1_FB28_Msk

#define CAN_F10R1_FB28_Msk   (0x1UL << CAN_F10R1_FB28_Pos)

0x10000000

◆ CAN_F10R1_FB29

#define CAN_F10R1_FB29   CAN_F10R1_FB29_Msk

Filter bit 29

◆ CAN_F10R1_FB29_Msk

#define CAN_F10R1_FB29_Msk   (0x1UL << CAN_F10R1_FB29_Pos)

0x20000000

◆ CAN_F10R1_FB2_Msk

#define CAN_F10R1_FB2_Msk   (0x1UL << CAN_F10R1_FB2_Pos)

0x00000004

◆ CAN_F10R1_FB3

#define CAN_F10R1_FB3   CAN_F10R1_FB3_Msk

Filter bit 3

◆ CAN_F10R1_FB30

#define CAN_F10R1_FB30   CAN_F10R1_FB30_Msk

Filter bit 30

◆ CAN_F10R1_FB30_Msk

#define CAN_F10R1_FB30_Msk   (0x1UL << CAN_F10R1_FB30_Pos)

0x40000000

◆ CAN_F10R1_FB31

#define CAN_F10R1_FB31   CAN_F10R1_FB31_Msk

Filter bit 31

◆ CAN_F10R1_FB31_Msk

#define CAN_F10R1_FB31_Msk   (0x1UL << CAN_F10R1_FB31_Pos)

0x80000000

◆ CAN_F10R1_FB3_Msk

#define CAN_F10R1_FB3_Msk   (0x1UL << CAN_F10R1_FB3_Pos)

0x00000008

◆ CAN_F10R1_FB4

#define CAN_F10R1_FB4   CAN_F10R1_FB4_Msk

Filter bit 4

◆ CAN_F10R1_FB4_Msk

#define CAN_F10R1_FB4_Msk   (0x1UL << CAN_F10R1_FB4_Pos)

0x00000010

◆ CAN_F10R1_FB5

#define CAN_F10R1_FB5   CAN_F10R1_FB5_Msk

Filter bit 5

◆ CAN_F10R1_FB5_Msk

#define CAN_F10R1_FB5_Msk   (0x1UL << CAN_F10R1_FB5_Pos)

0x00000020

◆ CAN_F10R1_FB6

#define CAN_F10R1_FB6   CAN_F10R1_FB6_Msk

Filter bit 6

◆ CAN_F10R1_FB6_Msk

#define CAN_F10R1_FB6_Msk   (0x1UL << CAN_F10R1_FB6_Pos)

0x00000040

◆ CAN_F10R1_FB7

#define CAN_F10R1_FB7   CAN_F10R1_FB7_Msk

Filter bit 7

◆ CAN_F10R1_FB7_Msk

#define CAN_F10R1_FB7_Msk   (0x1UL << CAN_F10R1_FB7_Pos)

0x00000080

◆ CAN_F10R1_FB8

#define CAN_F10R1_FB8   CAN_F10R1_FB8_Msk

Filter bit 8

◆ CAN_F10R1_FB8_Msk

#define CAN_F10R1_FB8_Msk   (0x1UL << CAN_F10R1_FB8_Pos)

0x00000100

◆ CAN_F10R1_FB9

#define CAN_F10R1_FB9   CAN_F10R1_FB9_Msk

Filter bit 9

◆ CAN_F10R1_FB9_Msk

#define CAN_F10R1_FB9_Msk   (0x1UL << CAN_F10R1_FB9_Pos)

0x00000200

◆ CAN_F10R2_FB0

#define CAN_F10R2_FB0   CAN_F10R2_FB0_Msk

Filter bit 0

◆ CAN_F10R2_FB0_Msk

#define CAN_F10R2_FB0_Msk   (0x1UL << CAN_F10R2_FB0_Pos)

0x00000001

◆ CAN_F10R2_FB1

#define CAN_F10R2_FB1   CAN_F10R2_FB1_Msk

Filter bit 1

◆ CAN_F10R2_FB10

#define CAN_F10R2_FB10   CAN_F10R2_FB10_Msk

Filter bit 10

◆ CAN_F10R2_FB10_Msk

#define CAN_F10R2_FB10_Msk   (0x1UL << CAN_F10R2_FB10_Pos)

0x00000400

◆ CAN_F10R2_FB11

#define CAN_F10R2_FB11   CAN_F10R2_FB11_Msk

Filter bit 11

◆ CAN_F10R2_FB11_Msk

#define CAN_F10R2_FB11_Msk   (0x1UL << CAN_F10R2_FB11_Pos)

0x00000800

◆ CAN_F10R2_FB12

#define CAN_F10R2_FB12   CAN_F10R2_FB12_Msk

Filter bit 12

◆ CAN_F10R2_FB12_Msk

#define CAN_F10R2_FB12_Msk   (0x1UL << CAN_F10R2_FB12_Pos)

0x00001000

◆ CAN_F10R2_FB13

#define CAN_F10R2_FB13   CAN_F10R2_FB13_Msk

Filter bit 13

◆ CAN_F10R2_FB13_Msk

#define CAN_F10R2_FB13_Msk   (0x1UL << CAN_F10R2_FB13_Pos)

0x00002000

◆ CAN_F10R2_FB14

#define CAN_F10R2_FB14   CAN_F10R2_FB14_Msk

Filter bit 14

◆ CAN_F10R2_FB14_Msk

#define CAN_F10R2_FB14_Msk   (0x1UL << CAN_F10R2_FB14_Pos)

0x00004000

◆ CAN_F10R2_FB15

#define CAN_F10R2_FB15   CAN_F10R2_FB15_Msk

Filter bit 15

◆ CAN_F10R2_FB15_Msk

#define CAN_F10R2_FB15_Msk   (0x1UL << CAN_F10R2_FB15_Pos)

0x00008000

◆ CAN_F10R2_FB16

#define CAN_F10R2_FB16   CAN_F10R2_FB16_Msk

Filter bit 16

◆ CAN_F10R2_FB16_Msk

#define CAN_F10R2_FB16_Msk   (0x1UL << CAN_F10R2_FB16_Pos)

0x00010000

◆ CAN_F10R2_FB17

#define CAN_F10R2_FB17   CAN_F10R2_FB17_Msk

Filter bit 17

◆ CAN_F10R2_FB17_Msk

#define CAN_F10R2_FB17_Msk   (0x1UL << CAN_F10R2_FB17_Pos)

0x00020000

◆ CAN_F10R2_FB18

#define CAN_F10R2_FB18   CAN_F10R2_FB18_Msk

Filter bit 18

◆ CAN_F10R2_FB18_Msk

#define CAN_F10R2_FB18_Msk   (0x1UL << CAN_F10R2_FB18_Pos)

0x00040000

◆ CAN_F10R2_FB19

#define CAN_F10R2_FB19   CAN_F10R2_FB19_Msk

Filter bit 19

◆ CAN_F10R2_FB19_Msk

#define CAN_F10R2_FB19_Msk   (0x1UL << CAN_F10R2_FB19_Pos)

0x00080000

◆ CAN_F10R2_FB1_Msk

#define CAN_F10R2_FB1_Msk   (0x1UL << CAN_F10R2_FB1_Pos)

0x00000002

◆ CAN_F10R2_FB2

#define CAN_F10R2_FB2   CAN_F10R2_FB2_Msk

Filter bit 2

◆ CAN_F10R2_FB20

#define CAN_F10R2_FB20   CAN_F10R2_FB20_Msk

Filter bit 20

◆ CAN_F10R2_FB20_Msk

#define CAN_F10R2_FB20_Msk   (0x1UL << CAN_F10R2_FB20_Pos)

0x00100000

◆ CAN_F10R2_FB21

#define CAN_F10R2_FB21   CAN_F10R2_FB21_Msk

Filter bit 21

◆ CAN_F10R2_FB21_Msk

#define CAN_F10R2_FB21_Msk   (0x1UL << CAN_F10R2_FB21_Pos)

0x00200000

◆ CAN_F10R2_FB22

#define CAN_F10R2_FB22   CAN_F10R2_FB22_Msk

Filter bit 22

◆ CAN_F10R2_FB22_Msk

#define CAN_F10R2_FB22_Msk   (0x1UL << CAN_F10R2_FB22_Pos)

0x00400000

◆ CAN_F10R2_FB23

#define CAN_F10R2_FB23   CAN_F10R2_FB23_Msk

Filter bit 23

◆ CAN_F10R2_FB23_Msk

#define CAN_F10R2_FB23_Msk   (0x1UL << CAN_F10R2_FB23_Pos)

0x00800000

◆ CAN_F10R2_FB24

#define CAN_F10R2_FB24   CAN_F10R2_FB24_Msk

Filter bit 24

◆ CAN_F10R2_FB24_Msk

#define CAN_F10R2_FB24_Msk   (0x1UL << CAN_F10R2_FB24_Pos)

0x01000000

◆ CAN_F10R2_FB25

#define CAN_F10R2_FB25   CAN_F10R2_FB25_Msk

Filter bit 25

◆ CAN_F10R2_FB25_Msk

#define CAN_F10R2_FB25_Msk   (0x1UL << CAN_F10R2_FB25_Pos)

0x02000000

◆ CAN_F10R2_FB26

#define CAN_F10R2_FB26   CAN_F10R2_FB26_Msk

Filter bit 26

◆ CAN_F10R2_FB26_Msk

#define CAN_F10R2_FB26_Msk   (0x1UL << CAN_F10R2_FB26_Pos)

0x04000000

◆ CAN_F10R2_FB27

#define CAN_F10R2_FB27   CAN_F10R2_FB27_Msk

Filter bit 27

◆ CAN_F10R2_FB27_Msk

#define CAN_F10R2_FB27_Msk   (0x1UL << CAN_F10R2_FB27_Pos)

0x08000000

◆ CAN_F10R2_FB28

#define CAN_F10R2_FB28   CAN_F10R2_FB28_Msk

Filter bit 28

◆ CAN_F10R2_FB28_Msk

#define CAN_F10R2_FB28_Msk   (0x1UL << CAN_F10R2_FB28_Pos)

0x10000000

◆ CAN_F10R2_FB29

#define CAN_F10R2_FB29   CAN_F10R2_FB29_Msk

Filter bit 29

◆ CAN_F10R2_FB29_Msk

#define CAN_F10R2_FB29_Msk   (0x1UL << CAN_F10R2_FB29_Pos)

0x20000000

◆ CAN_F10R2_FB2_Msk

#define CAN_F10R2_FB2_Msk   (0x1UL << CAN_F10R2_FB2_Pos)

0x00000004

◆ CAN_F10R2_FB3

#define CAN_F10R2_FB3   CAN_F10R2_FB3_Msk

Filter bit 3

◆ CAN_F10R2_FB30

#define CAN_F10R2_FB30   CAN_F10R2_FB30_Msk

Filter bit 30

◆ CAN_F10R2_FB30_Msk

#define CAN_F10R2_FB30_Msk   (0x1UL << CAN_F10R2_FB30_Pos)

0x40000000

◆ CAN_F10R2_FB31

#define CAN_F10R2_FB31   CAN_F10R2_FB31_Msk

Filter bit 31

◆ CAN_F10R2_FB31_Msk

#define CAN_F10R2_FB31_Msk   (0x1UL << CAN_F10R2_FB31_Pos)

0x80000000

◆ CAN_F10R2_FB3_Msk

#define CAN_F10R2_FB3_Msk   (0x1UL << CAN_F10R2_FB3_Pos)

0x00000008

◆ CAN_F10R2_FB4

#define CAN_F10R2_FB4   CAN_F10R2_FB4_Msk

Filter bit 4

◆ CAN_F10R2_FB4_Msk

#define CAN_F10R2_FB4_Msk   (0x1UL << CAN_F10R2_FB4_Pos)

0x00000010

◆ CAN_F10R2_FB5

#define CAN_F10R2_FB5   CAN_F10R2_FB5_Msk

Filter bit 5

◆ CAN_F10R2_FB5_Msk

#define CAN_F10R2_FB5_Msk   (0x1UL << CAN_F10R2_FB5_Pos)

0x00000020

◆ CAN_F10R2_FB6

#define CAN_F10R2_FB6   CAN_F10R2_FB6_Msk

Filter bit 6

◆ CAN_F10R2_FB6_Msk

#define CAN_F10R2_FB6_Msk   (0x1UL << CAN_F10R2_FB6_Pos)

0x00000040

◆ CAN_F10R2_FB7

#define CAN_F10R2_FB7   CAN_F10R2_FB7_Msk

Filter bit 7

◆ CAN_F10R2_FB7_Msk

#define CAN_F10R2_FB7_Msk   (0x1UL << CAN_F10R2_FB7_Pos)

0x00000080

◆ CAN_F10R2_FB8

#define CAN_F10R2_FB8   CAN_F10R2_FB8_Msk

Filter bit 8

◆ CAN_F10R2_FB8_Msk

#define CAN_F10R2_FB8_Msk   (0x1UL << CAN_F10R2_FB8_Pos)

0x00000100

◆ CAN_F10R2_FB9

#define CAN_F10R2_FB9   CAN_F10R2_FB9_Msk

Filter bit 9

◆ CAN_F10R2_FB9_Msk

#define CAN_F10R2_FB9_Msk   (0x1UL << CAN_F10R2_FB9_Pos)

0x00000200

◆ CAN_F11R1_FB0

#define CAN_F11R1_FB0   CAN_F11R1_FB0_Msk

Filter bit 0

◆ CAN_F11R1_FB0_Msk

#define CAN_F11R1_FB0_Msk   (0x1UL << CAN_F11R1_FB0_Pos)

0x00000001

◆ CAN_F11R1_FB1

#define CAN_F11R1_FB1   CAN_F11R1_FB1_Msk

Filter bit 1

◆ CAN_F11R1_FB10

#define CAN_F11R1_FB10   CAN_F11R1_FB10_Msk

Filter bit 10

◆ CAN_F11R1_FB10_Msk

#define CAN_F11R1_FB10_Msk   (0x1UL << CAN_F11R1_FB10_Pos)

0x00000400

◆ CAN_F11R1_FB11

#define CAN_F11R1_FB11   CAN_F11R1_FB11_Msk

Filter bit 11

◆ CAN_F11R1_FB11_Msk

#define CAN_F11R1_FB11_Msk   (0x1UL << CAN_F11R1_FB11_Pos)

0x00000800

◆ CAN_F11R1_FB12

#define CAN_F11R1_FB12   CAN_F11R1_FB12_Msk

Filter bit 12

◆ CAN_F11R1_FB12_Msk

#define CAN_F11R1_FB12_Msk   (0x1UL << CAN_F11R1_FB12_Pos)

0x00001000

◆ CAN_F11R1_FB13

#define CAN_F11R1_FB13   CAN_F11R1_FB13_Msk

Filter bit 13

◆ CAN_F11R1_FB13_Msk

#define CAN_F11R1_FB13_Msk   (0x1UL << CAN_F11R1_FB13_Pos)

0x00002000

◆ CAN_F11R1_FB14

#define CAN_F11R1_FB14   CAN_F11R1_FB14_Msk

Filter bit 14

◆ CAN_F11R1_FB14_Msk

#define CAN_F11R1_FB14_Msk   (0x1UL << CAN_F11R1_FB14_Pos)

0x00004000

◆ CAN_F11R1_FB15

#define CAN_F11R1_FB15   CAN_F11R1_FB15_Msk

Filter bit 15

◆ CAN_F11R1_FB15_Msk

#define CAN_F11R1_FB15_Msk   (0x1UL << CAN_F11R1_FB15_Pos)

0x00008000

◆ CAN_F11R1_FB16

#define CAN_F11R1_FB16   CAN_F11R1_FB16_Msk

Filter bit 16

◆ CAN_F11R1_FB16_Msk

#define CAN_F11R1_FB16_Msk   (0x1UL << CAN_F11R1_FB16_Pos)

0x00010000

◆ CAN_F11R1_FB17

#define CAN_F11R1_FB17   CAN_F11R1_FB17_Msk

Filter bit 17

◆ CAN_F11R1_FB17_Msk

#define CAN_F11R1_FB17_Msk   (0x1UL << CAN_F11R1_FB17_Pos)

0x00020000

◆ CAN_F11R1_FB18

#define CAN_F11R1_FB18   CAN_F11R1_FB18_Msk

Filter bit 18

◆ CAN_F11R1_FB18_Msk

#define CAN_F11R1_FB18_Msk   (0x1UL << CAN_F11R1_FB18_Pos)

0x00040000

◆ CAN_F11R1_FB19

#define CAN_F11R1_FB19   CAN_F11R1_FB19_Msk

Filter bit 19

◆ CAN_F11R1_FB19_Msk

#define CAN_F11R1_FB19_Msk   (0x1UL << CAN_F11R1_FB19_Pos)

0x00080000

◆ CAN_F11R1_FB1_Msk

#define CAN_F11R1_FB1_Msk   (0x1UL << CAN_F11R1_FB1_Pos)

0x00000002

◆ CAN_F11R1_FB2

#define CAN_F11R1_FB2   CAN_F11R1_FB2_Msk

Filter bit 2

◆ CAN_F11R1_FB20

#define CAN_F11R1_FB20   CAN_F11R1_FB20_Msk

Filter bit 20

◆ CAN_F11R1_FB20_Msk

#define CAN_F11R1_FB20_Msk   (0x1UL << CAN_F11R1_FB20_Pos)

0x00100000

◆ CAN_F11R1_FB21

#define CAN_F11R1_FB21   CAN_F11R1_FB21_Msk

Filter bit 21

◆ CAN_F11R1_FB21_Msk

#define CAN_F11R1_FB21_Msk   (0x1UL << CAN_F11R1_FB21_Pos)

0x00200000

◆ CAN_F11R1_FB22

#define CAN_F11R1_FB22   CAN_F11R1_FB22_Msk

Filter bit 22

◆ CAN_F11R1_FB22_Msk

#define CAN_F11R1_FB22_Msk   (0x1UL << CAN_F11R1_FB22_Pos)

0x00400000

◆ CAN_F11R1_FB23

#define CAN_F11R1_FB23   CAN_F11R1_FB23_Msk

Filter bit 23

◆ CAN_F11R1_FB23_Msk

#define CAN_F11R1_FB23_Msk   (0x1UL << CAN_F11R1_FB23_Pos)

0x00800000

◆ CAN_F11R1_FB24

#define CAN_F11R1_FB24   CAN_F11R1_FB24_Msk

Filter bit 24

◆ CAN_F11R1_FB24_Msk

#define CAN_F11R1_FB24_Msk   (0x1UL << CAN_F11R1_FB24_Pos)

0x01000000

◆ CAN_F11R1_FB25

#define CAN_F11R1_FB25   CAN_F11R1_FB25_Msk

Filter bit 25

◆ CAN_F11R1_FB25_Msk

#define CAN_F11R1_FB25_Msk   (0x1UL << CAN_F11R1_FB25_Pos)

0x02000000

◆ CAN_F11R1_FB26

#define CAN_F11R1_FB26   CAN_F11R1_FB26_Msk

Filter bit 26

◆ CAN_F11R1_FB26_Msk

#define CAN_F11R1_FB26_Msk   (0x1UL << CAN_F11R1_FB26_Pos)

0x04000000

◆ CAN_F11R1_FB27

#define CAN_F11R1_FB27   CAN_F11R1_FB27_Msk

Filter bit 27

◆ CAN_F11R1_FB27_Msk

#define CAN_F11R1_FB27_Msk   (0x1UL << CAN_F11R1_FB27_Pos)

0x08000000

◆ CAN_F11R1_FB28

#define CAN_F11R1_FB28   CAN_F11R1_FB28_Msk

Filter bit 28

◆ CAN_F11R1_FB28_Msk

#define CAN_F11R1_FB28_Msk   (0x1UL << CAN_F11R1_FB28_Pos)

0x10000000

◆ CAN_F11R1_FB29

#define CAN_F11R1_FB29   CAN_F11R1_FB29_Msk

Filter bit 29

◆ CAN_F11R1_FB29_Msk

#define CAN_F11R1_FB29_Msk   (0x1UL << CAN_F11R1_FB29_Pos)

0x20000000

◆ CAN_F11R1_FB2_Msk

#define CAN_F11R1_FB2_Msk   (0x1UL << CAN_F11R1_FB2_Pos)

0x00000004

◆ CAN_F11R1_FB3

#define CAN_F11R1_FB3   CAN_F11R1_FB3_Msk

Filter bit 3

◆ CAN_F11R1_FB30

#define CAN_F11R1_FB30   CAN_F11R1_FB30_Msk

Filter bit 30

◆ CAN_F11R1_FB30_Msk

#define CAN_F11R1_FB30_Msk   (0x1UL << CAN_F11R1_FB30_Pos)

0x40000000

◆ CAN_F11R1_FB31

#define CAN_F11R1_FB31   CAN_F11R1_FB31_Msk

Filter bit 31

◆ CAN_F11R1_FB31_Msk

#define CAN_F11R1_FB31_Msk   (0x1UL << CAN_F11R1_FB31_Pos)

0x80000000

◆ CAN_F11R1_FB3_Msk

#define CAN_F11R1_FB3_Msk   (0x1UL << CAN_F11R1_FB3_Pos)

0x00000008

◆ CAN_F11R1_FB4

#define CAN_F11R1_FB4   CAN_F11R1_FB4_Msk

Filter bit 4

◆ CAN_F11R1_FB4_Msk

#define CAN_F11R1_FB4_Msk   (0x1UL << CAN_F11R1_FB4_Pos)

0x00000010

◆ CAN_F11R1_FB5

#define CAN_F11R1_FB5   CAN_F11R1_FB5_Msk

Filter bit 5

◆ CAN_F11R1_FB5_Msk

#define CAN_F11R1_FB5_Msk   (0x1UL << CAN_F11R1_FB5_Pos)

0x00000020

◆ CAN_F11R1_FB6

#define CAN_F11R1_FB6   CAN_F11R1_FB6_Msk

Filter bit 6

◆ CAN_F11R1_FB6_Msk

#define CAN_F11R1_FB6_Msk   (0x1UL << CAN_F11R1_FB6_Pos)

0x00000040

◆ CAN_F11R1_FB7

#define CAN_F11R1_FB7   CAN_F11R1_FB7_Msk

Filter bit 7

◆ CAN_F11R1_FB7_Msk

#define CAN_F11R1_FB7_Msk   (0x1UL << CAN_F11R1_FB7_Pos)

0x00000080

◆ CAN_F11R1_FB8

#define CAN_F11R1_FB8   CAN_F11R1_FB8_Msk

Filter bit 8

◆ CAN_F11R1_FB8_Msk

#define CAN_F11R1_FB8_Msk   (0x1UL << CAN_F11R1_FB8_Pos)

0x00000100

◆ CAN_F11R1_FB9

#define CAN_F11R1_FB9   CAN_F11R1_FB9_Msk

Filter bit 9

◆ CAN_F11R1_FB9_Msk

#define CAN_F11R1_FB9_Msk   (0x1UL << CAN_F11R1_FB9_Pos)

0x00000200

◆ CAN_F11R2_FB0

#define CAN_F11R2_FB0   CAN_F11R2_FB0_Msk

Filter bit 0

◆ CAN_F11R2_FB0_Msk

#define CAN_F11R2_FB0_Msk   (0x1UL << CAN_F11R2_FB0_Pos)

0x00000001

◆ CAN_F11R2_FB1

#define CAN_F11R2_FB1   CAN_F11R2_FB1_Msk

Filter bit 1

◆ CAN_F11R2_FB10

#define CAN_F11R2_FB10   CAN_F11R2_FB10_Msk

Filter bit 10

◆ CAN_F11R2_FB10_Msk

#define CAN_F11R2_FB10_Msk   (0x1UL << CAN_F11R2_FB10_Pos)

0x00000400

◆ CAN_F11R2_FB11

#define CAN_F11R2_FB11   CAN_F11R2_FB11_Msk

Filter bit 11

◆ CAN_F11R2_FB11_Msk

#define CAN_F11R2_FB11_Msk   (0x1UL << CAN_F11R2_FB11_Pos)

0x00000800

◆ CAN_F11R2_FB12

#define CAN_F11R2_FB12   CAN_F11R2_FB12_Msk

Filter bit 12

◆ CAN_F11R2_FB12_Msk

#define CAN_F11R2_FB12_Msk   (0x1UL << CAN_F11R2_FB12_Pos)

0x00001000

◆ CAN_F11R2_FB13

#define CAN_F11R2_FB13   CAN_F11R2_FB13_Msk

Filter bit 13

◆ CAN_F11R2_FB13_Msk

#define CAN_F11R2_FB13_Msk   (0x1UL << CAN_F11R2_FB13_Pos)

0x00002000

◆ CAN_F11R2_FB14

#define CAN_F11R2_FB14   CAN_F11R2_FB14_Msk

Filter bit 14

◆ CAN_F11R2_FB14_Msk

#define CAN_F11R2_FB14_Msk   (0x1UL << CAN_F11R2_FB14_Pos)

0x00004000

◆ CAN_F11R2_FB15

#define CAN_F11R2_FB15   CAN_F11R2_FB15_Msk

Filter bit 15

◆ CAN_F11R2_FB15_Msk

#define CAN_F11R2_FB15_Msk   (0x1UL << CAN_F11R2_FB15_Pos)

0x00008000

◆ CAN_F11R2_FB16

#define CAN_F11R2_FB16   CAN_F11R2_FB16_Msk

Filter bit 16

◆ CAN_F11R2_FB16_Msk

#define CAN_F11R2_FB16_Msk   (0x1UL << CAN_F11R2_FB16_Pos)

0x00010000

◆ CAN_F11R2_FB17

#define CAN_F11R2_FB17   CAN_F11R2_FB17_Msk

Filter bit 17

◆ CAN_F11R2_FB17_Msk

#define CAN_F11R2_FB17_Msk   (0x1UL << CAN_F11R2_FB17_Pos)

0x00020000

◆ CAN_F11R2_FB18

#define CAN_F11R2_FB18   CAN_F11R2_FB18_Msk

Filter bit 18

◆ CAN_F11R2_FB18_Msk

#define CAN_F11R2_FB18_Msk   (0x1UL << CAN_F11R2_FB18_Pos)

0x00040000

◆ CAN_F11R2_FB19

#define CAN_F11R2_FB19   CAN_F11R2_FB19_Msk

Filter bit 19

◆ CAN_F11R2_FB19_Msk

#define CAN_F11R2_FB19_Msk   (0x1UL << CAN_F11R2_FB19_Pos)

0x00080000

◆ CAN_F11R2_FB1_Msk

#define CAN_F11R2_FB1_Msk   (0x1UL << CAN_F11R2_FB1_Pos)

0x00000002

◆ CAN_F11R2_FB2

#define CAN_F11R2_FB2   CAN_F11R2_FB2_Msk

Filter bit 2

◆ CAN_F11R2_FB20

#define CAN_F11R2_FB20   CAN_F11R2_FB20_Msk

Filter bit 20

◆ CAN_F11R2_FB20_Msk

#define CAN_F11R2_FB20_Msk   (0x1UL << CAN_F11R2_FB20_Pos)

0x00100000

◆ CAN_F11R2_FB21

#define CAN_F11R2_FB21   CAN_F11R2_FB21_Msk

Filter bit 21

◆ CAN_F11R2_FB21_Msk

#define CAN_F11R2_FB21_Msk   (0x1UL << CAN_F11R2_FB21_Pos)

0x00200000

◆ CAN_F11R2_FB22

#define CAN_F11R2_FB22   CAN_F11R2_FB22_Msk

Filter bit 22

◆ CAN_F11R2_FB22_Msk

#define CAN_F11R2_FB22_Msk   (0x1UL << CAN_F11R2_FB22_Pos)

0x00400000

◆ CAN_F11R2_FB23

#define CAN_F11R2_FB23   CAN_F11R2_FB23_Msk

Filter bit 23

◆ CAN_F11R2_FB23_Msk

#define CAN_F11R2_FB23_Msk   (0x1UL << CAN_F11R2_FB23_Pos)

0x00800000

◆ CAN_F11R2_FB24

#define CAN_F11R2_FB24   CAN_F11R2_FB24_Msk

Filter bit 24

◆ CAN_F11R2_FB24_Msk

#define CAN_F11R2_FB24_Msk   (0x1UL << CAN_F11R2_FB24_Pos)

0x01000000

◆ CAN_F11R2_FB25

#define CAN_F11R2_FB25   CAN_F11R2_FB25_Msk

Filter bit 25

◆ CAN_F11R2_FB25_Msk

#define CAN_F11R2_FB25_Msk   (0x1UL << CAN_F11R2_FB25_Pos)

0x02000000

◆ CAN_F11R2_FB26

#define CAN_F11R2_FB26   CAN_F11R2_FB26_Msk

Filter bit 26

◆ CAN_F11R2_FB26_Msk

#define CAN_F11R2_FB26_Msk   (0x1UL << CAN_F11R2_FB26_Pos)

0x04000000

◆ CAN_F11R2_FB27

#define CAN_F11R2_FB27   CAN_F11R2_FB27_Msk

Filter bit 27

◆ CAN_F11R2_FB27_Msk

#define CAN_F11R2_FB27_Msk   (0x1UL << CAN_F11R2_FB27_Pos)

0x08000000

◆ CAN_F11R2_FB28

#define CAN_F11R2_FB28   CAN_F11R2_FB28_Msk

Filter bit 28

◆ CAN_F11R2_FB28_Msk

#define CAN_F11R2_FB28_Msk   (0x1UL << CAN_F11R2_FB28_Pos)

0x10000000

◆ CAN_F11R2_FB29

#define CAN_F11R2_FB29   CAN_F11R2_FB29_Msk

Filter bit 29

◆ CAN_F11R2_FB29_Msk

#define CAN_F11R2_FB29_Msk   (0x1UL << CAN_F11R2_FB29_Pos)

0x20000000

◆ CAN_F11R2_FB2_Msk

#define CAN_F11R2_FB2_Msk   (0x1UL << CAN_F11R2_FB2_Pos)

0x00000004

◆ CAN_F11R2_FB3

#define CAN_F11R2_FB3   CAN_F11R2_FB3_Msk

Filter bit 3

◆ CAN_F11R2_FB30

#define CAN_F11R2_FB30   CAN_F11R2_FB30_Msk

Filter bit 30

◆ CAN_F11R2_FB30_Msk

#define CAN_F11R2_FB30_Msk   (0x1UL << CAN_F11R2_FB30_Pos)

0x40000000

◆ CAN_F11R2_FB31

#define CAN_F11R2_FB31   CAN_F11R2_FB31_Msk

Filter bit 31

◆ CAN_F11R2_FB31_Msk

#define CAN_F11R2_FB31_Msk   (0x1UL << CAN_F11R2_FB31_Pos)

0x80000000

◆ CAN_F11R2_FB3_Msk

#define CAN_F11R2_FB3_Msk   (0x1UL << CAN_F11R2_FB3_Pos)

0x00000008

◆ CAN_F11R2_FB4

#define CAN_F11R2_FB4   CAN_F11R2_FB4_Msk

Filter bit 4

◆ CAN_F11R2_FB4_Msk

#define CAN_F11R2_FB4_Msk   (0x1UL << CAN_F11R2_FB4_Pos)

0x00000010

◆ CAN_F11R2_FB5

#define CAN_F11R2_FB5   CAN_F11R2_FB5_Msk

Filter bit 5

◆ CAN_F11R2_FB5_Msk

#define CAN_F11R2_FB5_Msk   (0x1UL << CAN_F11R2_FB5_Pos)

0x00000020

◆ CAN_F11R2_FB6

#define CAN_F11R2_FB6   CAN_F11R2_FB6_Msk

Filter bit 6

◆ CAN_F11R2_FB6_Msk

#define CAN_F11R2_FB6_Msk   (0x1UL << CAN_F11R2_FB6_Pos)

0x00000040

◆ CAN_F11R2_FB7

#define CAN_F11R2_FB7   CAN_F11R2_FB7_Msk

Filter bit 7

◆ CAN_F11R2_FB7_Msk

#define CAN_F11R2_FB7_Msk   (0x1UL << CAN_F11R2_FB7_Pos)

0x00000080

◆ CAN_F11R2_FB8

#define CAN_F11R2_FB8   CAN_F11R2_FB8_Msk

Filter bit 8

◆ CAN_F11R2_FB8_Msk

#define CAN_F11R2_FB8_Msk   (0x1UL << CAN_F11R2_FB8_Pos)

0x00000100

◆ CAN_F11R2_FB9

#define CAN_F11R2_FB9   CAN_F11R2_FB9_Msk

Filter bit 9

◆ CAN_F11R2_FB9_Msk

#define CAN_F11R2_FB9_Msk   (0x1UL << CAN_F11R2_FB9_Pos)

0x00000200

◆ CAN_F12R1_FB0

#define CAN_F12R1_FB0   CAN_F12R1_FB0_Msk

Filter bit 0

◆ CAN_F12R1_FB0_Msk

#define CAN_F12R1_FB0_Msk   (0x1UL << CAN_F12R1_FB0_Pos)

0x00000001

◆ CAN_F12R1_FB1

#define CAN_F12R1_FB1   CAN_F12R1_FB1_Msk

Filter bit 1

◆ CAN_F12R1_FB10

#define CAN_F12R1_FB10   CAN_F12R1_FB10_Msk

Filter bit 10

◆ CAN_F12R1_FB10_Msk

#define CAN_F12R1_FB10_Msk   (0x1UL << CAN_F12R1_FB10_Pos)

0x00000400

◆ CAN_F12R1_FB11

#define CAN_F12R1_FB11   CAN_F12R1_FB11_Msk

Filter bit 11

◆ CAN_F12R1_FB11_Msk

#define CAN_F12R1_FB11_Msk   (0x1UL << CAN_F12R1_FB11_Pos)

0x00000800

◆ CAN_F12R1_FB12

#define CAN_F12R1_FB12   CAN_F12R1_FB12_Msk

Filter bit 12

◆ CAN_F12R1_FB12_Msk

#define CAN_F12R1_FB12_Msk   (0x1UL << CAN_F12R1_FB12_Pos)

0x00001000

◆ CAN_F12R1_FB13

#define CAN_F12R1_FB13   CAN_F12R1_FB13_Msk

Filter bit 13

◆ CAN_F12R1_FB13_Msk

#define CAN_F12R1_FB13_Msk   (0x1UL << CAN_F12R1_FB13_Pos)

0x00002000

◆ CAN_F12R1_FB14

#define CAN_F12R1_FB14   CAN_F12R1_FB14_Msk

Filter bit 14

◆ CAN_F12R1_FB14_Msk

#define CAN_F12R1_FB14_Msk   (0x1UL << CAN_F12R1_FB14_Pos)

0x00004000

◆ CAN_F12R1_FB15

#define CAN_F12R1_FB15   CAN_F12R1_FB15_Msk

Filter bit 15

◆ CAN_F12R1_FB15_Msk

#define CAN_F12R1_FB15_Msk   (0x1UL << CAN_F12R1_FB15_Pos)

0x00008000

◆ CAN_F12R1_FB16

#define CAN_F12R1_FB16   CAN_F12R1_FB16_Msk

Filter bit 16

◆ CAN_F12R1_FB16_Msk

#define CAN_F12R1_FB16_Msk   (0x1UL << CAN_F12R1_FB16_Pos)

0x00010000

◆ CAN_F12R1_FB17

#define CAN_F12R1_FB17   CAN_F12R1_FB17_Msk

Filter bit 17

◆ CAN_F12R1_FB17_Msk

#define CAN_F12R1_FB17_Msk   (0x1UL << CAN_F12R1_FB17_Pos)

0x00020000

◆ CAN_F12R1_FB18

#define CAN_F12R1_FB18   CAN_F12R1_FB18_Msk

Filter bit 18

◆ CAN_F12R1_FB18_Msk

#define CAN_F12R1_FB18_Msk   (0x1UL << CAN_F12R1_FB18_Pos)

0x00040000

◆ CAN_F12R1_FB19

#define CAN_F12R1_FB19   CAN_F12R1_FB19_Msk

Filter bit 19

◆ CAN_F12R1_FB19_Msk

#define CAN_F12R1_FB19_Msk   (0x1UL << CAN_F12R1_FB19_Pos)

0x00080000

◆ CAN_F12R1_FB1_Msk

#define CAN_F12R1_FB1_Msk   (0x1UL << CAN_F12R1_FB1_Pos)

0x00000002

◆ CAN_F12R1_FB2

#define CAN_F12R1_FB2   CAN_F12R1_FB2_Msk

Filter bit 2

◆ CAN_F12R1_FB20

#define CAN_F12R1_FB20   CAN_F12R1_FB20_Msk

Filter bit 20

◆ CAN_F12R1_FB20_Msk

#define CAN_F12R1_FB20_Msk   (0x1UL << CAN_F12R1_FB20_Pos)

0x00100000

◆ CAN_F12R1_FB21

#define CAN_F12R1_FB21   CAN_F12R1_FB21_Msk

Filter bit 21

◆ CAN_F12R1_FB21_Msk

#define CAN_F12R1_FB21_Msk   (0x1UL << CAN_F12R1_FB21_Pos)

0x00200000

◆ CAN_F12R1_FB22

#define CAN_F12R1_FB22   CAN_F12R1_FB22_Msk

Filter bit 22

◆ CAN_F12R1_FB22_Msk

#define CAN_F12R1_FB22_Msk   (0x1UL << CAN_F12R1_FB22_Pos)

0x00400000

◆ CAN_F12R1_FB23

#define CAN_F12R1_FB23   CAN_F12R1_FB23_Msk

Filter bit 23

◆ CAN_F12R1_FB23_Msk

#define CAN_F12R1_FB23_Msk   (0x1UL << CAN_F12R1_FB23_Pos)

0x00800000

◆ CAN_F12R1_FB24

#define CAN_F12R1_FB24   CAN_F12R1_FB24_Msk

Filter bit 24

◆ CAN_F12R1_FB24_Msk

#define CAN_F12R1_FB24_Msk   (0x1UL << CAN_F12R1_FB24_Pos)

0x01000000

◆ CAN_F12R1_FB25

#define CAN_F12R1_FB25   CAN_F12R1_FB25_Msk

Filter bit 25

◆ CAN_F12R1_FB25_Msk

#define CAN_F12R1_FB25_Msk   (0x1UL << CAN_F12R1_FB25_Pos)

0x02000000

◆ CAN_F12R1_FB26

#define CAN_F12R1_FB26   CAN_F12R1_FB26_Msk

Filter bit 26

◆ CAN_F12R1_FB26_Msk

#define CAN_F12R1_FB26_Msk   (0x1UL << CAN_F12R1_FB26_Pos)

0x04000000

◆ CAN_F12R1_FB27

#define CAN_F12R1_FB27   CAN_F12R1_FB27_Msk

Filter bit 27

◆ CAN_F12R1_FB27_Msk

#define CAN_F12R1_FB27_Msk   (0x1UL << CAN_F12R1_FB27_Pos)

0x08000000

◆ CAN_F12R1_FB28

#define CAN_F12R1_FB28   CAN_F12R1_FB28_Msk

Filter bit 28

◆ CAN_F12R1_FB28_Msk

#define CAN_F12R1_FB28_Msk   (0x1UL << CAN_F12R1_FB28_Pos)

0x10000000

◆ CAN_F12R1_FB29

#define CAN_F12R1_FB29   CAN_F12R1_FB29_Msk

Filter bit 29

◆ CAN_F12R1_FB29_Msk

#define CAN_F12R1_FB29_Msk   (0x1UL << CAN_F12R1_FB29_Pos)

0x20000000

◆ CAN_F12R1_FB2_Msk

#define CAN_F12R1_FB2_Msk   (0x1UL << CAN_F12R1_FB2_Pos)

0x00000004

◆ CAN_F12R1_FB3

#define CAN_F12R1_FB3   CAN_F12R1_FB3_Msk

Filter bit 3

◆ CAN_F12R1_FB30

#define CAN_F12R1_FB30   CAN_F12R1_FB30_Msk

Filter bit 30

◆ CAN_F12R1_FB30_Msk

#define CAN_F12R1_FB30_Msk   (0x1UL << CAN_F12R1_FB30_Pos)

0x40000000

◆ CAN_F12R1_FB31

#define CAN_F12R1_FB31   CAN_F12R1_FB31_Msk

Filter bit 31

◆ CAN_F12R1_FB31_Msk

#define CAN_F12R1_FB31_Msk   (0x1UL << CAN_F12R1_FB31_Pos)

0x80000000

◆ CAN_F12R1_FB3_Msk

#define CAN_F12R1_FB3_Msk   (0x1UL << CAN_F12R1_FB3_Pos)

0x00000008

◆ CAN_F12R1_FB4

#define CAN_F12R1_FB4   CAN_F12R1_FB4_Msk

Filter bit 4

◆ CAN_F12R1_FB4_Msk

#define CAN_F12R1_FB4_Msk   (0x1UL << CAN_F12R1_FB4_Pos)

0x00000010

◆ CAN_F12R1_FB5

#define CAN_F12R1_FB5   CAN_F12R1_FB5_Msk

Filter bit 5

◆ CAN_F12R1_FB5_Msk

#define CAN_F12R1_FB5_Msk   (0x1UL << CAN_F12R1_FB5_Pos)

0x00000020

◆ CAN_F12R1_FB6

#define CAN_F12R1_FB6   CAN_F12R1_FB6_Msk

Filter bit 6

◆ CAN_F12R1_FB6_Msk

#define CAN_F12R1_FB6_Msk   (0x1UL << CAN_F12R1_FB6_Pos)

0x00000040

◆ CAN_F12R1_FB7

#define CAN_F12R1_FB7   CAN_F12R1_FB7_Msk

Filter bit 7

◆ CAN_F12R1_FB7_Msk

#define CAN_F12R1_FB7_Msk   (0x1UL << CAN_F12R1_FB7_Pos)

0x00000080

◆ CAN_F12R1_FB8

#define CAN_F12R1_FB8   CAN_F12R1_FB8_Msk

Filter bit 8

◆ CAN_F12R1_FB8_Msk

#define CAN_F12R1_FB8_Msk   (0x1UL << CAN_F12R1_FB8_Pos)

0x00000100

◆ CAN_F12R1_FB9

#define CAN_F12R1_FB9   CAN_F12R1_FB9_Msk

Filter bit 9

◆ CAN_F12R1_FB9_Msk

#define CAN_F12R1_FB9_Msk   (0x1UL << CAN_F12R1_FB9_Pos)

0x00000200

◆ CAN_F12R2_FB0

#define CAN_F12R2_FB0   CAN_F12R2_FB0_Msk

Filter bit 0

◆ CAN_F12R2_FB0_Msk

#define CAN_F12R2_FB0_Msk   (0x1UL << CAN_F12R2_FB0_Pos)

0x00000001

◆ CAN_F12R2_FB1

#define CAN_F12R2_FB1   CAN_F12R2_FB1_Msk

Filter bit 1

◆ CAN_F12R2_FB10

#define CAN_F12R2_FB10   CAN_F12R2_FB10_Msk

Filter bit 10

◆ CAN_F12R2_FB10_Msk

#define CAN_F12R2_FB10_Msk   (0x1UL << CAN_F12R2_FB10_Pos)

0x00000400

◆ CAN_F12R2_FB11

#define CAN_F12R2_FB11   CAN_F12R2_FB11_Msk

Filter bit 11

◆ CAN_F12R2_FB11_Msk

#define CAN_F12R2_FB11_Msk   (0x1UL << CAN_F12R2_FB11_Pos)

0x00000800

◆ CAN_F12R2_FB12

#define CAN_F12R2_FB12   CAN_F12R2_FB12_Msk

Filter bit 12

◆ CAN_F12R2_FB12_Msk

#define CAN_F12R2_FB12_Msk   (0x1UL << CAN_F12R2_FB12_Pos)

0x00001000

◆ CAN_F12R2_FB13

#define CAN_F12R2_FB13   CAN_F12R2_FB13_Msk

Filter bit 13

◆ CAN_F12R2_FB13_Msk

#define CAN_F12R2_FB13_Msk   (0x1UL << CAN_F12R2_FB13_Pos)

0x00002000

◆ CAN_F12R2_FB14

#define CAN_F12R2_FB14   CAN_F12R2_FB14_Msk

Filter bit 14

◆ CAN_F12R2_FB14_Msk

#define CAN_F12R2_FB14_Msk   (0x1UL << CAN_F12R2_FB14_Pos)

0x00004000

◆ CAN_F12R2_FB15

#define CAN_F12R2_FB15   CAN_F12R2_FB15_Msk

Filter bit 15

◆ CAN_F12R2_FB15_Msk

#define CAN_F12R2_FB15_Msk   (0x1UL << CAN_F12R2_FB15_Pos)

0x00008000

◆ CAN_F12R2_FB16

#define CAN_F12R2_FB16   CAN_F12R2_FB16_Msk

Filter bit 16

◆ CAN_F12R2_FB16_Msk

#define CAN_F12R2_FB16_Msk   (0x1UL << CAN_F12R2_FB16_Pos)

0x00010000

◆ CAN_F12R2_FB17

#define CAN_F12R2_FB17   CAN_F12R2_FB17_Msk

Filter bit 17

◆ CAN_F12R2_FB17_Msk

#define CAN_F12R2_FB17_Msk   (0x1UL << CAN_F12R2_FB17_Pos)

0x00020000

◆ CAN_F12R2_FB18

#define CAN_F12R2_FB18   CAN_F12R2_FB18_Msk

Filter bit 18

◆ CAN_F12R2_FB18_Msk

#define CAN_F12R2_FB18_Msk   (0x1UL << CAN_F12R2_FB18_Pos)

0x00040000

◆ CAN_F12R2_FB19

#define CAN_F12R2_FB19   CAN_F12R2_FB19_Msk

Filter bit 19

◆ CAN_F12R2_FB19_Msk

#define CAN_F12R2_FB19_Msk   (0x1UL << CAN_F12R2_FB19_Pos)

0x00080000

◆ CAN_F12R2_FB1_Msk

#define CAN_F12R2_FB1_Msk   (0x1UL << CAN_F12R2_FB1_Pos)

0x00000002

◆ CAN_F12R2_FB2

#define CAN_F12R2_FB2   CAN_F12R2_FB2_Msk

Filter bit 2

◆ CAN_F12R2_FB20

#define CAN_F12R2_FB20   CAN_F12R2_FB20_Msk

Filter bit 20

◆ CAN_F12R2_FB20_Msk

#define CAN_F12R2_FB20_Msk   (0x1UL << CAN_F12R2_FB20_Pos)

0x00100000

◆ CAN_F12R2_FB21

#define CAN_F12R2_FB21   CAN_F12R2_FB21_Msk

Filter bit 21

◆ CAN_F12R2_FB21_Msk

#define CAN_F12R2_FB21_Msk   (0x1UL << CAN_F12R2_FB21_Pos)

0x00200000

◆ CAN_F12R2_FB22

#define CAN_F12R2_FB22   CAN_F12R2_FB22_Msk

Filter bit 22

◆ CAN_F12R2_FB22_Msk

#define CAN_F12R2_FB22_Msk   (0x1UL << CAN_F12R2_FB22_Pos)

0x00400000

◆ CAN_F12R2_FB23

#define CAN_F12R2_FB23   CAN_F12R2_FB23_Msk

Filter bit 23

◆ CAN_F12R2_FB23_Msk

#define CAN_F12R2_FB23_Msk   (0x1UL << CAN_F12R2_FB23_Pos)

0x00800000

◆ CAN_F12R2_FB24

#define CAN_F12R2_FB24   CAN_F12R2_FB24_Msk

Filter bit 24

◆ CAN_F12R2_FB24_Msk

#define CAN_F12R2_FB24_Msk   (0x1UL << CAN_F12R2_FB24_Pos)

0x01000000

◆ CAN_F12R2_FB25

#define CAN_F12R2_FB25   CAN_F12R2_FB25_Msk

Filter bit 25

◆ CAN_F12R2_FB25_Msk

#define CAN_F12R2_FB25_Msk   (0x1UL << CAN_F12R2_FB25_Pos)

0x02000000

◆ CAN_F12R2_FB26

#define CAN_F12R2_FB26   CAN_F12R2_FB26_Msk

Filter bit 26

◆ CAN_F12R2_FB26_Msk

#define CAN_F12R2_FB26_Msk   (0x1UL << CAN_F12R2_FB26_Pos)

0x04000000

◆ CAN_F12R2_FB27

#define CAN_F12R2_FB27   CAN_F12R2_FB27_Msk

Filter bit 27

◆ CAN_F12R2_FB27_Msk

#define CAN_F12R2_FB27_Msk   (0x1UL << CAN_F12R2_FB27_Pos)

0x08000000

◆ CAN_F12R2_FB28

#define CAN_F12R2_FB28   CAN_F12R2_FB28_Msk

Filter bit 28

◆ CAN_F12R2_FB28_Msk

#define CAN_F12R2_FB28_Msk   (0x1UL << CAN_F12R2_FB28_Pos)

0x10000000

◆ CAN_F12R2_FB29

#define CAN_F12R2_FB29   CAN_F12R2_FB29_Msk

Filter bit 29

◆ CAN_F12R2_FB29_Msk

#define CAN_F12R2_FB29_Msk   (0x1UL << CAN_F12R2_FB29_Pos)

0x20000000

◆ CAN_F12R2_FB2_Msk

#define CAN_F12R2_FB2_Msk   (0x1UL << CAN_F12R2_FB2_Pos)

0x00000004

◆ CAN_F12R2_FB3

#define CAN_F12R2_FB3   CAN_F12R2_FB3_Msk

Filter bit 3

◆ CAN_F12R2_FB30

#define CAN_F12R2_FB30   CAN_F12R2_FB30_Msk

Filter bit 30

◆ CAN_F12R2_FB30_Msk

#define CAN_F12R2_FB30_Msk   (0x1UL << CAN_F12R2_FB30_Pos)

0x40000000

◆ CAN_F12R2_FB31

#define CAN_F12R2_FB31   CAN_F12R2_FB31_Msk

Filter bit 31

◆ CAN_F12R2_FB31_Msk

#define CAN_F12R2_FB31_Msk   (0x1UL << CAN_F12R2_FB31_Pos)

0x80000000

◆ CAN_F12R2_FB3_Msk

#define CAN_F12R2_FB3_Msk   (0x1UL << CAN_F12R2_FB3_Pos)

0x00000008

◆ CAN_F12R2_FB4

#define CAN_F12R2_FB4   CAN_F12R2_FB4_Msk

Filter bit 4

◆ CAN_F12R2_FB4_Msk

#define CAN_F12R2_FB4_Msk   (0x1UL << CAN_F12R2_FB4_Pos)

0x00000010

◆ CAN_F12R2_FB5

#define CAN_F12R2_FB5   CAN_F12R2_FB5_Msk

Filter bit 5

◆ CAN_F12R2_FB5_Msk

#define CAN_F12R2_FB5_Msk   (0x1UL << CAN_F12R2_FB5_Pos)

0x00000020

◆ CAN_F12R2_FB6

#define CAN_F12R2_FB6   CAN_F12R2_FB6_Msk

Filter bit 6

◆ CAN_F12R2_FB6_Msk

#define CAN_F12R2_FB6_Msk   (0x1UL << CAN_F12R2_FB6_Pos)

0x00000040

◆ CAN_F12R2_FB7

#define CAN_F12R2_FB7   CAN_F12R2_FB7_Msk

Filter bit 7

◆ CAN_F12R2_FB7_Msk

#define CAN_F12R2_FB7_Msk   (0x1UL << CAN_F12R2_FB7_Pos)

0x00000080

◆ CAN_F12R2_FB8

#define CAN_F12R2_FB8   CAN_F12R2_FB8_Msk

Filter bit 8

◆ CAN_F12R2_FB8_Msk

#define CAN_F12R2_FB8_Msk   (0x1UL << CAN_F12R2_FB8_Pos)

0x00000100

◆ CAN_F12R2_FB9

#define CAN_F12R2_FB9   CAN_F12R2_FB9_Msk

Filter bit 9

◆ CAN_F12R2_FB9_Msk

#define CAN_F12R2_FB9_Msk   (0x1UL << CAN_F12R2_FB9_Pos)

0x00000200

◆ CAN_F13R1_FB0

#define CAN_F13R1_FB0   CAN_F13R1_FB0_Msk

Filter bit 0

◆ CAN_F13R1_FB0_Msk

#define CAN_F13R1_FB0_Msk   (0x1UL << CAN_F13R1_FB0_Pos)

0x00000001

◆ CAN_F13R1_FB1

#define CAN_F13R1_FB1   CAN_F13R1_FB1_Msk

Filter bit 1

◆ CAN_F13R1_FB10

#define CAN_F13R1_FB10   CAN_F13R1_FB10_Msk

Filter bit 10

◆ CAN_F13R1_FB10_Msk

#define CAN_F13R1_FB10_Msk   (0x1UL << CAN_F13R1_FB10_Pos)

0x00000400

◆ CAN_F13R1_FB11

#define CAN_F13R1_FB11   CAN_F13R1_FB11_Msk

Filter bit 11

◆ CAN_F13R1_FB11_Msk

#define CAN_F13R1_FB11_Msk   (0x1UL << CAN_F13R1_FB11_Pos)

0x00000800

◆ CAN_F13R1_FB12

#define CAN_F13R1_FB12   CAN_F13R1_FB12_Msk

Filter bit 12

◆ CAN_F13R1_FB12_Msk

#define CAN_F13R1_FB12_Msk   (0x1UL << CAN_F13R1_FB12_Pos)

0x00001000

◆ CAN_F13R1_FB13

#define CAN_F13R1_FB13   CAN_F13R1_FB13_Msk

Filter bit 13

◆ CAN_F13R1_FB13_Msk

#define CAN_F13R1_FB13_Msk   (0x1UL << CAN_F13R1_FB13_Pos)

0x00002000

◆ CAN_F13R1_FB14

#define CAN_F13R1_FB14   CAN_F13R1_FB14_Msk

Filter bit 14

◆ CAN_F13R1_FB14_Msk

#define CAN_F13R1_FB14_Msk   (0x1UL << CAN_F13R1_FB14_Pos)

0x00004000

◆ CAN_F13R1_FB15

#define CAN_F13R1_FB15   CAN_F13R1_FB15_Msk

Filter bit 15

◆ CAN_F13R1_FB15_Msk

#define CAN_F13R1_FB15_Msk   (0x1UL << CAN_F13R1_FB15_Pos)

0x00008000

◆ CAN_F13R1_FB16

#define CAN_F13R1_FB16   CAN_F13R1_FB16_Msk

Filter bit 16

◆ CAN_F13R1_FB16_Msk

#define CAN_F13R1_FB16_Msk   (0x1UL << CAN_F13R1_FB16_Pos)

0x00010000

◆ CAN_F13R1_FB17

#define CAN_F13R1_FB17   CAN_F13R1_FB17_Msk

Filter bit 17

◆ CAN_F13R1_FB17_Msk

#define CAN_F13R1_FB17_Msk   (0x1UL << CAN_F13R1_FB17_Pos)

0x00020000

◆ CAN_F13R1_FB18

#define CAN_F13R1_FB18   CAN_F13R1_FB18_Msk

Filter bit 18

◆ CAN_F13R1_FB18_Msk

#define CAN_F13R1_FB18_Msk   (0x1UL << CAN_F13R1_FB18_Pos)

0x00040000

◆ CAN_F13R1_FB19

#define CAN_F13R1_FB19   CAN_F13R1_FB19_Msk

Filter bit 19

◆ CAN_F13R1_FB19_Msk

#define CAN_F13R1_FB19_Msk   (0x1UL << CAN_F13R1_FB19_Pos)

0x00080000

◆ CAN_F13R1_FB1_Msk

#define CAN_F13R1_FB1_Msk   (0x1UL << CAN_F13R1_FB1_Pos)

0x00000002

◆ CAN_F13R1_FB2

#define CAN_F13R1_FB2   CAN_F13R1_FB2_Msk

Filter bit 2

◆ CAN_F13R1_FB20

#define CAN_F13R1_FB20   CAN_F13R1_FB20_Msk

Filter bit 20

◆ CAN_F13R1_FB20_Msk

#define CAN_F13R1_FB20_Msk   (0x1UL << CAN_F13R1_FB20_Pos)

0x00100000

◆ CAN_F13R1_FB21

#define CAN_F13R1_FB21   CAN_F13R1_FB21_Msk

Filter bit 21

◆ CAN_F13R1_FB21_Msk

#define CAN_F13R1_FB21_Msk   (0x1UL << CAN_F13R1_FB21_Pos)

0x00200000

◆ CAN_F13R1_FB22

#define CAN_F13R1_FB22   CAN_F13R1_FB22_Msk

Filter bit 22

◆ CAN_F13R1_FB22_Msk

#define CAN_F13R1_FB22_Msk   (0x1UL << CAN_F13R1_FB22_Pos)

0x00400000

◆ CAN_F13R1_FB23

#define CAN_F13R1_FB23   CAN_F13R1_FB23_Msk

Filter bit 23

◆ CAN_F13R1_FB23_Msk

#define CAN_F13R1_FB23_Msk   (0x1UL << CAN_F13R1_FB23_Pos)

0x00800000

◆ CAN_F13R1_FB24

#define CAN_F13R1_FB24   CAN_F13R1_FB24_Msk

Filter bit 24

◆ CAN_F13R1_FB24_Msk

#define CAN_F13R1_FB24_Msk   (0x1UL << CAN_F13R1_FB24_Pos)

0x01000000

◆ CAN_F13R1_FB25

#define CAN_F13R1_FB25   CAN_F13R1_FB25_Msk

Filter bit 25

◆ CAN_F13R1_FB25_Msk

#define CAN_F13R1_FB25_Msk   (0x1UL << CAN_F13R1_FB25_Pos)

0x02000000

◆ CAN_F13R1_FB26

#define CAN_F13R1_FB26   CAN_F13R1_FB26_Msk

Filter bit 26

◆ CAN_F13R1_FB26_Msk

#define CAN_F13R1_FB26_Msk   (0x1UL << CAN_F13R1_FB26_Pos)

0x04000000

◆ CAN_F13R1_FB27

#define CAN_F13R1_FB27   CAN_F13R1_FB27_Msk

Filter bit 27

◆ CAN_F13R1_FB27_Msk

#define CAN_F13R1_FB27_Msk   (0x1UL << CAN_F13R1_FB27_Pos)

0x08000000

◆ CAN_F13R1_FB28

#define CAN_F13R1_FB28   CAN_F13R1_FB28_Msk

Filter bit 28

◆ CAN_F13R1_FB28_Msk

#define CAN_F13R1_FB28_Msk   (0x1UL << CAN_F13R1_FB28_Pos)

0x10000000

◆ CAN_F13R1_FB29

#define CAN_F13R1_FB29   CAN_F13R1_FB29_Msk

Filter bit 29

◆ CAN_F13R1_FB29_Msk

#define CAN_F13R1_FB29_Msk   (0x1UL << CAN_F13R1_FB29_Pos)

0x20000000

◆ CAN_F13R1_FB2_Msk

#define CAN_F13R1_FB2_Msk   (0x1UL << CAN_F13R1_FB2_Pos)

0x00000004

◆ CAN_F13R1_FB3

#define CAN_F13R1_FB3   CAN_F13R1_FB3_Msk

Filter bit 3

◆ CAN_F13R1_FB30

#define CAN_F13R1_FB30   CAN_F13R1_FB30_Msk

Filter bit 30

◆ CAN_F13R1_FB30_Msk

#define CAN_F13R1_FB30_Msk   (0x1UL << CAN_F13R1_FB30_Pos)

0x40000000

◆ CAN_F13R1_FB31

#define CAN_F13R1_FB31   CAN_F13R1_FB31_Msk

Filter bit 31

◆ CAN_F13R1_FB31_Msk

#define CAN_F13R1_FB31_Msk   (0x1UL << CAN_F13R1_FB31_Pos)

0x80000000

◆ CAN_F13R1_FB3_Msk

#define CAN_F13R1_FB3_Msk   (0x1UL << CAN_F13R1_FB3_Pos)

0x00000008

◆ CAN_F13R1_FB4

#define CAN_F13R1_FB4   CAN_F13R1_FB4_Msk

Filter bit 4

◆ CAN_F13R1_FB4_Msk

#define CAN_F13R1_FB4_Msk   (0x1UL << CAN_F13R1_FB4_Pos)

0x00000010

◆ CAN_F13R1_FB5

#define CAN_F13R1_FB5   CAN_F13R1_FB5_Msk

Filter bit 5

◆ CAN_F13R1_FB5_Msk

#define CAN_F13R1_FB5_Msk   (0x1UL << CAN_F13R1_FB5_Pos)

0x00000020

◆ CAN_F13R1_FB6

#define CAN_F13R1_FB6   CAN_F13R1_FB6_Msk

Filter bit 6

◆ CAN_F13R1_FB6_Msk

#define CAN_F13R1_FB6_Msk   (0x1UL << CAN_F13R1_FB6_Pos)

0x00000040

◆ CAN_F13R1_FB7

#define CAN_F13R1_FB7   CAN_F13R1_FB7_Msk

Filter bit 7

◆ CAN_F13R1_FB7_Msk

#define CAN_F13R1_FB7_Msk   (0x1UL << CAN_F13R1_FB7_Pos)

0x00000080

◆ CAN_F13R1_FB8

#define CAN_F13R1_FB8   CAN_F13R1_FB8_Msk

Filter bit 8

◆ CAN_F13R1_FB8_Msk

#define CAN_F13R1_FB8_Msk   (0x1UL << CAN_F13R1_FB8_Pos)

0x00000100

◆ CAN_F13R1_FB9

#define CAN_F13R1_FB9   CAN_F13R1_FB9_Msk

Filter bit 9

◆ CAN_F13R1_FB9_Msk

#define CAN_F13R1_FB9_Msk   (0x1UL << CAN_F13R1_FB9_Pos)

0x00000200

◆ CAN_F13R2_FB0

#define CAN_F13R2_FB0   CAN_F13R2_FB0_Msk

Filter bit 0

◆ CAN_F13R2_FB0_Msk

#define CAN_F13R2_FB0_Msk   (0x1UL << CAN_F13R2_FB0_Pos)

0x00000001

◆ CAN_F13R2_FB1

#define CAN_F13R2_FB1   CAN_F13R2_FB1_Msk

Filter bit 1

◆ CAN_F13R2_FB10

#define CAN_F13R2_FB10   CAN_F13R2_FB10_Msk

Filter bit 10

◆ CAN_F13R2_FB10_Msk

#define CAN_F13R2_FB10_Msk   (0x1UL << CAN_F13R2_FB10_Pos)

0x00000400

◆ CAN_F13R2_FB11

#define CAN_F13R2_FB11   CAN_F13R2_FB11_Msk

Filter bit 11

◆ CAN_F13R2_FB11_Msk

#define CAN_F13R2_FB11_Msk   (0x1UL << CAN_F13R2_FB11_Pos)

0x00000800

◆ CAN_F13R2_FB12

#define CAN_F13R2_FB12   CAN_F13R2_FB12_Msk

Filter bit 12

◆ CAN_F13R2_FB12_Msk

#define CAN_F13R2_FB12_Msk   (0x1UL << CAN_F13R2_FB12_Pos)

0x00001000

◆ CAN_F13R2_FB13

#define CAN_F13R2_FB13   CAN_F13R2_FB13_Msk

Filter bit 13

◆ CAN_F13R2_FB13_Msk

#define CAN_F13R2_FB13_Msk   (0x1UL << CAN_F13R2_FB13_Pos)

0x00002000

◆ CAN_F13R2_FB14

#define CAN_F13R2_FB14   CAN_F13R2_FB14_Msk

Filter bit 14

◆ CAN_F13R2_FB14_Msk

#define CAN_F13R2_FB14_Msk   (0x1UL << CAN_F13R2_FB14_Pos)

0x00004000

◆ CAN_F13R2_FB15

#define CAN_F13R2_FB15   CAN_F13R2_FB15_Msk

Filter bit 15

◆ CAN_F13R2_FB15_Msk

#define CAN_F13R2_FB15_Msk   (0x1UL << CAN_F13R2_FB15_Pos)

0x00008000

◆ CAN_F13R2_FB16

#define CAN_F13R2_FB16   CAN_F13R2_FB16_Msk

Filter bit 16

◆ CAN_F13R2_FB16_Msk

#define CAN_F13R2_FB16_Msk   (0x1UL << CAN_F13R2_FB16_Pos)

0x00010000

◆ CAN_F13R2_FB17

#define CAN_F13R2_FB17   CAN_F13R2_FB17_Msk

Filter bit 17

◆ CAN_F13R2_FB17_Msk

#define CAN_F13R2_FB17_Msk   (0x1UL << CAN_F13R2_FB17_Pos)

0x00020000

◆ CAN_F13R2_FB18

#define CAN_F13R2_FB18   CAN_F13R2_FB18_Msk

Filter bit 18

◆ CAN_F13R2_FB18_Msk

#define CAN_F13R2_FB18_Msk   (0x1UL << CAN_F13R2_FB18_Pos)

0x00040000

◆ CAN_F13R2_FB19

#define CAN_F13R2_FB19   CAN_F13R2_FB19_Msk

Filter bit 19

◆ CAN_F13R2_FB19_Msk

#define CAN_F13R2_FB19_Msk   (0x1UL << CAN_F13R2_FB19_Pos)

0x00080000

◆ CAN_F13R2_FB1_Msk

#define CAN_F13R2_FB1_Msk   (0x1UL << CAN_F13R2_FB1_Pos)

0x00000002

◆ CAN_F13R2_FB2

#define CAN_F13R2_FB2   CAN_F13R2_FB2_Msk

Filter bit 2

◆ CAN_F13R2_FB20

#define CAN_F13R2_FB20   CAN_F13R2_FB20_Msk

Filter bit 20

◆ CAN_F13R2_FB20_Msk

#define CAN_F13R2_FB20_Msk   (0x1UL << CAN_F13R2_FB20_Pos)

0x00100000

◆ CAN_F13R2_FB21

#define CAN_F13R2_FB21   CAN_F13R2_FB21_Msk

Filter bit 21

◆ CAN_F13R2_FB21_Msk

#define CAN_F13R2_FB21_Msk   (0x1UL << CAN_F13R2_FB21_Pos)

0x00200000

◆ CAN_F13R2_FB22

#define CAN_F13R2_FB22   CAN_F13R2_FB22_Msk

Filter bit 22

◆ CAN_F13R2_FB22_Msk

#define CAN_F13R2_FB22_Msk   (0x1UL << CAN_F13R2_FB22_Pos)

0x00400000

◆ CAN_F13R2_FB23

#define CAN_F13R2_FB23   CAN_F13R2_FB23_Msk

Filter bit 23

◆ CAN_F13R2_FB23_Msk

#define CAN_F13R2_FB23_Msk   (0x1UL << CAN_F13R2_FB23_Pos)

0x00800000

◆ CAN_F13R2_FB24

#define CAN_F13R2_FB24   CAN_F13R2_FB24_Msk

Filter bit 24

◆ CAN_F13R2_FB24_Msk

#define CAN_F13R2_FB24_Msk   (0x1UL << CAN_F13R2_FB24_Pos)

0x01000000

◆ CAN_F13R2_FB25

#define CAN_F13R2_FB25   CAN_F13R2_FB25_Msk

Filter bit 25

◆ CAN_F13R2_FB25_Msk

#define CAN_F13R2_FB25_Msk   (0x1UL << CAN_F13R2_FB25_Pos)

0x02000000

◆ CAN_F13R2_FB26

#define CAN_F13R2_FB26   CAN_F13R2_FB26_Msk

Filter bit 26

◆ CAN_F13R2_FB26_Msk

#define CAN_F13R2_FB26_Msk   (0x1UL << CAN_F13R2_FB26_Pos)

0x04000000

◆ CAN_F13R2_FB27

#define CAN_F13R2_FB27   CAN_F13R2_FB27_Msk

Filter bit 27

◆ CAN_F13R2_FB27_Msk

#define CAN_F13R2_FB27_Msk   (0x1UL << CAN_F13R2_FB27_Pos)

0x08000000

◆ CAN_F13R2_FB28

#define CAN_F13R2_FB28   CAN_F13R2_FB28_Msk

Filter bit 28

◆ CAN_F13R2_FB28_Msk

#define CAN_F13R2_FB28_Msk   (0x1UL << CAN_F13R2_FB28_Pos)

0x10000000

◆ CAN_F13R2_FB29

#define CAN_F13R2_FB29   CAN_F13R2_FB29_Msk

Filter bit 29

◆ CAN_F13R2_FB29_Msk

#define CAN_F13R2_FB29_Msk   (0x1UL << CAN_F13R2_FB29_Pos)

0x20000000

◆ CAN_F13R2_FB2_Msk

#define CAN_F13R2_FB2_Msk   (0x1UL << CAN_F13R2_FB2_Pos)

0x00000004

◆ CAN_F13R2_FB3

#define CAN_F13R2_FB3   CAN_F13R2_FB3_Msk

Filter bit 3

◆ CAN_F13R2_FB30

#define CAN_F13R2_FB30   CAN_F13R2_FB30_Msk

Filter bit 30

◆ CAN_F13R2_FB30_Msk

#define CAN_F13R2_FB30_Msk   (0x1UL << CAN_F13R2_FB30_Pos)

0x40000000

◆ CAN_F13R2_FB31

#define CAN_F13R2_FB31   CAN_F13R2_FB31_Msk

Filter bit 31

◆ CAN_F13R2_FB31_Msk

#define CAN_F13R2_FB31_Msk   (0x1UL << CAN_F13R2_FB31_Pos)

0x80000000

◆ CAN_F13R2_FB3_Msk

#define CAN_F13R2_FB3_Msk   (0x1UL << CAN_F13R2_FB3_Pos)

0x00000008

◆ CAN_F13R2_FB4

#define CAN_F13R2_FB4   CAN_F13R2_FB4_Msk

Filter bit 4

◆ CAN_F13R2_FB4_Msk

#define CAN_F13R2_FB4_Msk   (0x1UL << CAN_F13R2_FB4_Pos)

0x00000010

◆ CAN_F13R2_FB5

#define CAN_F13R2_FB5   CAN_F13R2_FB5_Msk

Filter bit 5

◆ CAN_F13R2_FB5_Msk

#define CAN_F13R2_FB5_Msk   (0x1UL << CAN_F13R2_FB5_Pos)

0x00000020

◆ CAN_F13R2_FB6

#define CAN_F13R2_FB6   CAN_F13R2_FB6_Msk

Filter bit 6

◆ CAN_F13R2_FB6_Msk

#define CAN_F13R2_FB6_Msk   (0x1UL << CAN_F13R2_FB6_Pos)

0x00000040

◆ CAN_F13R2_FB7

#define CAN_F13R2_FB7   CAN_F13R2_FB7_Msk

Filter bit 7

◆ CAN_F13R2_FB7_Msk

#define CAN_F13R2_FB7_Msk   (0x1UL << CAN_F13R2_FB7_Pos)

0x00000080

◆ CAN_F13R2_FB8

#define CAN_F13R2_FB8   CAN_F13R2_FB8_Msk

Filter bit 8

◆ CAN_F13R2_FB8_Msk

#define CAN_F13R2_FB8_Msk   (0x1UL << CAN_F13R2_FB8_Pos)

0x00000100

◆ CAN_F13R2_FB9

#define CAN_F13R2_FB9   CAN_F13R2_FB9_Msk

Filter bit 9

◆ CAN_F13R2_FB9_Msk

#define CAN_F13R2_FB9_Msk   (0x1UL << CAN_F13R2_FB9_Pos)

0x00000200

◆ CAN_F1R1_FB0

#define CAN_F1R1_FB0   CAN_F1R1_FB0_Msk

Filter bit 0

◆ CAN_F1R1_FB0_Msk

#define CAN_F1R1_FB0_Msk   (0x1UL << CAN_F1R1_FB0_Pos)

0x00000001

◆ CAN_F1R1_FB1

#define CAN_F1R1_FB1   CAN_F1R1_FB1_Msk

Filter bit 1

◆ CAN_F1R1_FB10

#define CAN_F1R1_FB10   CAN_F1R1_FB10_Msk

Filter bit 10

◆ CAN_F1R1_FB10_Msk

#define CAN_F1R1_FB10_Msk   (0x1UL << CAN_F1R1_FB10_Pos)

0x00000400

◆ CAN_F1R1_FB11

#define CAN_F1R1_FB11   CAN_F1R1_FB11_Msk

Filter bit 11

◆ CAN_F1R1_FB11_Msk

#define CAN_F1R1_FB11_Msk   (0x1UL << CAN_F1R1_FB11_Pos)

0x00000800

◆ CAN_F1R1_FB12

#define CAN_F1R1_FB12   CAN_F1R1_FB12_Msk

Filter bit 12

◆ CAN_F1R1_FB12_Msk

#define CAN_F1R1_FB12_Msk   (0x1UL << CAN_F1R1_FB12_Pos)

0x00001000

◆ CAN_F1R1_FB13

#define CAN_F1R1_FB13   CAN_F1R1_FB13_Msk

Filter bit 13

◆ CAN_F1R1_FB13_Msk

#define CAN_F1R1_FB13_Msk   (0x1UL << CAN_F1R1_FB13_Pos)

0x00002000

◆ CAN_F1R1_FB14

#define CAN_F1R1_FB14   CAN_F1R1_FB14_Msk

Filter bit 14

◆ CAN_F1R1_FB14_Msk

#define CAN_F1R1_FB14_Msk   (0x1UL << CAN_F1R1_FB14_Pos)

0x00004000

◆ CAN_F1R1_FB15

#define CAN_F1R1_FB15   CAN_F1R1_FB15_Msk

Filter bit 15

◆ CAN_F1R1_FB15_Msk

#define CAN_F1R1_FB15_Msk   (0x1UL << CAN_F1R1_FB15_Pos)

0x00008000

◆ CAN_F1R1_FB16

#define CAN_F1R1_FB16   CAN_F1R1_FB16_Msk

Filter bit 16

◆ CAN_F1R1_FB16_Msk

#define CAN_F1R1_FB16_Msk   (0x1UL << CAN_F1R1_FB16_Pos)

0x00010000

◆ CAN_F1R1_FB17

#define CAN_F1R1_FB17   CAN_F1R1_FB17_Msk

Filter bit 17

◆ CAN_F1R1_FB17_Msk

#define CAN_F1R1_FB17_Msk   (0x1UL << CAN_F1R1_FB17_Pos)

0x00020000

◆ CAN_F1R1_FB18

#define CAN_F1R1_FB18   CAN_F1R1_FB18_Msk

Filter bit 18

◆ CAN_F1R1_FB18_Msk

#define CAN_F1R1_FB18_Msk   (0x1UL << CAN_F1R1_FB18_Pos)

0x00040000

◆ CAN_F1R1_FB19

#define CAN_F1R1_FB19   CAN_F1R1_FB19_Msk

Filter bit 19

◆ CAN_F1R1_FB19_Msk

#define CAN_F1R1_FB19_Msk   (0x1UL << CAN_F1R1_FB19_Pos)

0x00080000

◆ CAN_F1R1_FB1_Msk

#define CAN_F1R1_FB1_Msk   (0x1UL << CAN_F1R1_FB1_Pos)

0x00000002

◆ CAN_F1R1_FB2

#define CAN_F1R1_FB2   CAN_F1R1_FB2_Msk

Filter bit 2

◆ CAN_F1R1_FB20

#define CAN_F1R1_FB20   CAN_F1R1_FB20_Msk

Filter bit 20

◆ CAN_F1R1_FB20_Msk

#define CAN_F1R1_FB20_Msk   (0x1UL << CAN_F1R1_FB20_Pos)

0x00100000

◆ CAN_F1R1_FB21

#define CAN_F1R1_FB21   CAN_F1R1_FB21_Msk

Filter bit 21

◆ CAN_F1R1_FB21_Msk

#define CAN_F1R1_FB21_Msk   (0x1UL << CAN_F1R1_FB21_Pos)

0x00200000

◆ CAN_F1R1_FB22

#define CAN_F1R1_FB22   CAN_F1R1_FB22_Msk

Filter bit 22

◆ CAN_F1R1_FB22_Msk

#define CAN_F1R1_FB22_Msk   (0x1UL << CAN_F1R1_FB22_Pos)

0x00400000

◆ CAN_F1R1_FB23

#define CAN_F1R1_FB23   CAN_F1R1_FB23_Msk

Filter bit 23

◆ CAN_F1R1_FB23_Msk

#define CAN_F1R1_FB23_Msk   (0x1UL << CAN_F1R1_FB23_Pos)

0x00800000

◆ CAN_F1R1_FB24

#define CAN_F1R1_FB24   CAN_F1R1_FB24_Msk

Filter bit 24

◆ CAN_F1R1_FB24_Msk

#define CAN_F1R1_FB24_Msk   (0x1UL << CAN_F1R1_FB24_Pos)

0x01000000

◆ CAN_F1R1_FB25

#define CAN_F1R1_FB25   CAN_F1R1_FB25_Msk

Filter bit 25

◆ CAN_F1R1_FB25_Msk

#define CAN_F1R1_FB25_Msk   (0x1UL << CAN_F1R1_FB25_Pos)

0x02000000

◆ CAN_F1R1_FB26

#define CAN_F1R1_FB26   CAN_F1R1_FB26_Msk

Filter bit 26

◆ CAN_F1R1_FB26_Msk

#define CAN_F1R1_FB26_Msk   (0x1UL << CAN_F1R1_FB26_Pos)

0x04000000

◆ CAN_F1R1_FB27

#define CAN_F1R1_FB27   CAN_F1R1_FB27_Msk

Filter bit 27

◆ CAN_F1R1_FB27_Msk

#define CAN_F1R1_FB27_Msk   (0x1UL << CAN_F1R1_FB27_Pos)

0x08000000

◆ CAN_F1R1_FB28

#define CAN_F1R1_FB28   CAN_F1R1_FB28_Msk

Filter bit 28

◆ CAN_F1R1_FB28_Msk

#define CAN_F1R1_FB28_Msk   (0x1UL << CAN_F1R1_FB28_Pos)

0x10000000

◆ CAN_F1R1_FB29

#define CAN_F1R1_FB29   CAN_F1R1_FB29_Msk

Filter bit 29

◆ CAN_F1R1_FB29_Msk

#define CAN_F1R1_FB29_Msk   (0x1UL << CAN_F1R1_FB29_Pos)

0x20000000

◆ CAN_F1R1_FB2_Msk

#define CAN_F1R1_FB2_Msk   (0x1UL << CAN_F1R1_FB2_Pos)

0x00000004

◆ CAN_F1R1_FB3

#define CAN_F1R1_FB3   CAN_F1R1_FB3_Msk

Filter bit 3

◆ CAN_F1R1_FB30

#define CAN_F1R1_FB30   CAN_F1R1_FB30_Msk

Filter bit 30

◆ CAN_F1R1_FB30_Msk

#define CAN_F1R1_FB30_Msk   (0x1UL << CAN_F1R1_FB30_Pos)

0x40000000

◆ CAN_F1R1_FB31

#define CAN_F1R1_FB31   CAN_F1R1_FB31_Msk

Filter bit 31

◆ CAN_F1R1_FB31_Msk

#define CAN_F1R1_FB31_Msk   (0x1UL << CAN_F1R1_FB31_Pos)

0x80000000

◆ CAN_F1R1_FB3_Msk

#define CAN_F1R1_FB3_Msk   (0x1UL << CAN_F1R1_FB3_Pos)

0x00000008

◆ CAN_F1R1_FB4

#define CAN_F1R1_FB4   CAN_F1R1_FB4_Msk

Filter bit 4

◆ CAN_F1R1_FB4_Msk

#define CAN_F1R1_FB4_Msk   (0x1UL << CAN_F1R1_FB4_Pos)

0x00000010

◆ CAN_F1R1_FB5

#define CAN_F1R1_FB5   CAN_F1R1_FB5_Msk

Filter bit 5

◆ CAN_F1R1_FB5_Msk

#define CAN_F1R1_FB5_Msk   (0x1UL << CAN_F1R1_FB5_Pos)

0x00000020

◆ CAN_F1R1_FB6

#define CAN_F1R1_FB6   CAN_F1R1_FB6_Msk

Filter bit 6

◆ CAN_F1R1_FB6_Msk

#define CAN_F1R1_FB6_Msk   (0x1UL << CAN_F1R1_FB6_Pos)

0x00000040

◆ CAN_F1R1_FB7

#define CAN_F1R1_FB7   CAN_F1R1_FB7_Msk

Filter bit 7

◆ CAN_F1R1_FB7_Msk

#define CAN_F1R1_FB7_Msk   (0x1UL << CAN_F1R1_FB7_Pos)

0x00000080

◆ CAN_F1R1_FB8

#define CAN_F1R1_FB8   CAN_F1R1_FB8_Msk

Filter bit 8

◆ CAN_F1R1_FB8_Msk

#define CAN_F1R1_FB8_Msk   (0x1UL << CAN_F1R1_FB8_Pos)

0x00000100

◆ CAN_F1R1_FB9

#define CAN_F1R1_FB9   CAN_F1R1_FB9_Msk

Filter bit 9

◆ CAN_F1R1_FB9_Msk

#define CAN_F1R1_FB9_Msk   (0x1UL << CAN_F1R1_FB9_Pos)

0x00000200

◆ CAN_F1R2_FB0

#define CAN_F1R2_FB0   CAN_F1R2_FB0_Msk

Filter bit 0

◆ CAN_F1R2_FB0_Msk

#define CAN_F1R2_FB0_Msk   (0x1UL << CAN_F1R2_FB0_Pos)

0x00000001

◆ CAN_F1R2_FB1

#define CAN_F1R2_FB1   CAN_F1R2_FB1_Msk

Filter bit 1

◆ CAN_F1R2_FB10

#define CAN_F1R2_FB10   CAN_F1R2_FB10_Msk

Filter bit 10

◆ CAN_F1R2_FB10_Msk

#define CAN_F1R2_FB10_Msk   (0x1UL << CAN_F1R2_FB10_Pos)

0x00000400

◆ CAN_F1R2_FB11

#define CAN_F1R2_FB11   CAN_F1R2_FB11_Msk

Filter bit 11

◆ CAN_F1R2_FB11_Msk

#define CAN_F1R2_FB11_Msk   (0x1UL << CAN_F1R2_FB11_Pos)

0x00000800

◆ CAN_F1R2_FB12

#define CAN_F1R2_FB12   CAN_F1R2_FB12_Msk

Filter bit 12

◆ CAN_F1R2_FB12_Msk

#define CAN_F1R2_FB12_Msk   (0x1UL << CAN_F1R2_FB12_Pos)

0x00001000

◆ CAN_F1R2_FB13

#define CAN_F1R2_FB13   CAN_F1R2_FB13_Msk

Filter bit 13

◆ CAN_F1R2_FB13_Msk

#define CAN_F1R2_FB13_Msk   (0x1UL << CAN_F1R2_FB13_Pos)

0x00002000

◆ CAN_F1R2_FB14

#define CAN_F1R2_FB14   CAN_F1R2_FB14_Msk

Filter bit 14

◆ CAN_F1R2_FB14_Msk

#define CAN_F1R2_FB14_Msk   (0x1UL << CAN_F1R2_FB14_Pos)

0x00004000

◆ CAN_F1R2_FB15

#define CAN_F1R2_FB15   CAN_F1R2_FB15_Msk

Filter bit 15

◆ CAN_F1R2_FB15_Msk

#define CAN_F1R2_FB15_Msk   (0x1UL << CAN_F1R2_FB15_Pos)

0x00008000

◆ CAN_F1R2_FB16

#define CAN_F1R2_FB16   CAN_F1R2_FB16_Msk

Filter bit 16

◆ CAN_F1R2_FB16_Msk

#define CAN_F1R2_FB16_Msk   (0x1UL << CAN_F1R2_FB16_Pos)

0x00010000

◆ CAN_F1R2_FB17

#define CAN_F1R2_FB17   CAN_F1R2_FB17_Msk

Filter bit 17

◆ CAN_F1R2_FB17_Msk

#define CAN_F1R2_FB17_Msk   (0x1UL << CAN_F1R2_FB17_Pos)

0x00020000

◆ CAN_F1R2_FB18

#define CAN_F1R2_FB18   CAN_F1R2_FB18_Msk

Filter bit 18

◆ CAN_F1R2_FB18_Msk

#define CAN_F1R2_FB18_Msk   (0x1UL << CAN_F1R2_FB18_Pos)

0x00040000

◆ CAN_F1R2_FB19

#define CAN_F1R2_FB19   CAN_F1R2_FB19_Msk

Filter bit 19

◆ CAN_F1R2_FB19_Msk

#define CAN_F1R2_FB19_Msk   (0x1UL << CAN_F1R2_FB19_Pos)

0x00080000

◆ CAN_F1R2_FB1_Msk

#define CAN_F1R2_FB1_Msk   (0x1UL << CAN_F1R2_FB1_Pos)

0x00000002

◆ CAN_F1R2_FB2

#define CAN_F1R2_FB2   CAN_F1R2_FB2_Msk

Filter bit 2

◆ CAN_F1R2_FB20

#define CAN_F1R2_FB20   CAN_F1R2_FB20_Msk

Filter bit 20

◆ CAN_F1R2_FB20_Msk

#define CAN_F1R2_FB20_Msk   (0x1UL << CAN_F1R2_FB20_Pos)

0x00100000

◆ CAN_F1R2_FB21

#define CAN_F1R2_FB21   CAN_F1R2_FB21_Msk

Filter bit 21

◆ CAN_F1R2_FB21_Msk

#define CAN_F1R2_FB21_Msk   (0x1UL << CAN_F1R2_FB21_Pos)

0x00200000

◆ CAN_F1R2_FB22

#define CAN_F1R2_FB22   CAN_F1R2_FB22_Msk

Filter bit 22

◆ CAN_F1R2_FB22_Msk

#define CAN_F1R2_FB22_Msk   (0x1UL << CAN_F1R2_FB22_Pos)

0x00400000

◆ CAN_F1R2_FB23

#define CAN_F1R2_FB23   CAN_F1R2_FB23_Msk

Filter bit 23

◆ CAN_F1R2_FB23_Msk

#define CAN_F1R2_FB23_Msk   (0x1UL << CAN_F1R2_FB23_Pos)

0x00800000

◆ CAN_F1R2_FB24

#define CAN_F1R2_FB24   CAN_F1R2_FB24_Msk

Filter bit 24

◆ CAN_F1R2_FB24_Msk

#define CAN_F1R2_FB24_Msk   (0x1UL << CAN_F1R2_FB24_Pos)

0x01000000

◆ CAN_F1R2_FB25

#define CAN_F1R2_FB25   CAN_F1R2_FB25_Msk

Filter bit 25

◆ CAN_F1R2_FB25_Msk

#define CAN_F1R2_FB25_Msk   (0x1UL << CAN_F1R2_FB25_Pos)

0x02000000

◆ CAN_F1R2_FB26

#define CAN_F1R2_FB26   CAN_F1R2_FB26_Msk

Filter bit 26

◆ CAN_F1R2_FB26_Msk

#define CAN_F1R2_FB26_Msk   (0x1UL << CAN_F1R2_FB26_Pos)

0x04000000

◆ CAN_F1R2_FB27

#define CAN_F1R2_FB27   CAN_F1R2_FB27_Msk

Filter bit 27

◆ CAN_F1R2_FB27_Msk

#define CAN_F1R2_FB27_Msk   (0x1UL << CAN_F1R2_FB27_Pos)

0x08000000

◆ CAN_F1R2_FB28

#define CAN_F1R2_FB28   CAN_F1R2_FB28_Msk

Filter bit 28

◆ CAN_F1R2_FB28_Msk

#define CAN_F1R2_FB28_Msk   (0x1UL << CAN_F1R2_FB28_Pos)

0x10000000

◆ CAN_F1R2_FB29

#define CAN_F1R2_FB29   CAN_F1R2_FB29_Msk

Filter bit 29

◆ CAN_F1R2_FB29_Msk

#define CAN_F1R2_FB29_Msk   (0x1UL << CAN_F1R2_FB29_Pos)

0x20000000

◆ CAN_F1R2_FB2_Msk

#define CAN_F1R2_FB2_Msk   (0x1UL << CAN_F1R2_FB2_Pos)

0x00000004

◆ CAN_F1R2_FB3

#define CAN_F1R2_FB3   CAN_F1R2_FB3_Msk

Filter bit 3

◆ CAN_F1R2_FB30

#define CAN_F1R2_FB30   CAN_F1R2_FB30_Msk

Filter bit 30

◆ CAN_F1R2_FB30_Msk

#define CAN_F1R2_FB30_Msk   (0x1UL << CAN_F1R2_FB30_Pos)

0x40000000

◆ CAN_F1R2_FB31

#define CAN_F1R2_FB31   CAN_F1R2_FB31_Msk

Filter bit 31

◆ CAN_F1R2_FB31_Msk

#define CAN_F1R2_FB31_Msk   (0x1UL << CAN_F1R2_FB31_Pos)

0x80000000

◆ CAN_F1R2_FB3_Msk

#define CAN_F1R2_FB3_Msk   (0x1UL << CAN_F1R2_FB3_Pos)

0x00000008

◆ CAN_F1R2_FB4

#define CAN_F1R2_FB4   CAN_F1R2_FB4_Msk

Filter bit 4

◆ CAN_F1R2_FB4_Msk

#define CAN_F1R2_FB4_Msk   (0x1UL << CAN_F1R2_FB4_Pos)

0x00000010

◆ CAN_F1R2_FB5

#define CAN_F1R2_FB5   CAN_F1R2_FB5_Msk

Filter bit 5

◆ CAN_F1R2_FB5_Msk

#define CAN_F1R2_FB5_Msk   (0x1UL << CAN_F1R2_FB5_Pos)

0x00000020

◆ CAN_F1R2_FB6

#define CAN_F1R2_FB6   CAN_F1R2_FB6_Msk

Filter bit 6

◆ CAN_F1R2_FB6_Msk

#define CAN_F1R2_FB6_Msk   (0x1UL << CAN_F1R2_FB6_Pos)

0x00000040

◆ CAN_F1R2_FB7

#define CAN_F1R2_FB7   CAN_F1R2_FB7_Msk

Filter bit 7

◆ CAN_F1R2_FB7_Msk

#define CAN_F1R2_FB7_Msk   (0x1UL << CAN_F1R2_FB7_Pos)

0x00000080

◆ CAN_F1R2_FB8

#define CAN_F1R2_FB8   CAN_F1R2_FB8_Msk

Filter bit 8

◆ CAN_F1R2_FB8_Msk

#define CAN_F1R2_FB8_Msk   (0x1UL << CAN_F1R2_FB8_Pos)

0x00000100

◆ CAN_F1R2_FB9

#define CAN_F1R2_FB9   CAN_F1R2_FB9_Msk

Filter bit 9

◆ CAN_F1R2_FB9_Msk

#define CAN_F1R2_FB9_Msk   (0x1UL << CAN_F1R2_FB9_Pos)

0x00000200

◆ CAN_F2R1_FB0

#define CAN_F2R1_FB0   CAN_F2R1_FB0_Msk

Filter bit 0

◆ CAN_F2R1_FB0_Msk

#define CAN_F2R1_FB0_Msk   (0x1UL << CAN_F2R1_FB0_Pos)

0x00000001

◆ CAN_F2R1_FB1

#define CAN_F2R1_FB1   CAN_F2R1_FB1_Msk

Filter bit 1

◆ CAN_F2R1_FB10

#define CAN_F2R1_FB10   CAN_F2R1_FB10_Msk

Filter bit 10

◆ CAN_F2R1_FB10_Msk

#define CAN_F2R1_FB10_Msk   (0x1UL << CAN_F2R1_FB10_Pos)

0x00000400

◆ CAN_F2R1_FB11

#define CAN_F2R1_FB11   CAN_F2R1_FB11_Msk

Filter bit 11

◆ CAN_F2R1_FB11_Msk

#define CAN_F2R1_FB11_Msk   (0x1UL << CAN_F2R1_FB11_Pos)

0x00000800

◆ CAN_F2R1_FB12

#define CAN_F2R1_FB12   CAN_F2R1_FB12_Msk

Filter bit 12

◆ CAN_F2R1_FB12_Msk

#define CAN_F2R1_FB12_Msk   (0x1UL << CAN_F2R1_FB12_Pos)

0x00001000

◆ CAN_F2R1_FB13

#define CAN_F2R1_FB13   CAN_F2R1_FB13_Msk

Filter bit 13

◆ CAN_F2R1_FB13_Msk

#define CAN_F2R1_FB13_Msk   (0x1UL << CAN_F2R1_FB13_Pos)

0x00002000

◆ CAN_F2R1_FB14

#define CAN_F2R1_FB14   CAN_F2R1_FB14_Msk

Filter bit 14

◆ CAN_F2R1_FB14_Msk

#define CAN_F2R1_FB14_Msk   (0x1UL << CAN_F2R1_FB14_Pos)

0x00004000

◆ CAN_F2R1_FB15

#define CAN_F2R1_FB15   CAN_F2R1_FB15_Msk

Filter bit 15

◆ CAN_F2R1_FB15_Msk

#define CAN_F2R1_FB15_Msk   (0x1UL << CAN_F2R1_FB15_Pos)

0x00008000

◆ CAN_F2R1_FB16

#define CAN_F2R1_FB16   CAN_F2R1_FB16_Msk

Filter bit 16

◆ CAN_F2R1_FB16_Msk

#define CAN_F2R1_FB16_Msk   (0x1UL << CAN_F2R1_FB16_Pos)

0x00010000

◆ CAN_F2R1_FB17

#define CAN_F2R1_FB17   CAN_F2R1_FB17_Msk

Filter bit 17

◆ CAN_F2R1_FB17_Msk

#define CAN_F2R1_FB17_Msk   (0x1UL << CAN_F2R1_FB17_Pos)

0x00020000

◆ CAN_F2R1_FB18

#define CAN_F2R1_FB18   CAN_F2R1_FB18_Msk

Filter bit 18

◆ CAN_F2R1_FB18_Msk

#define CAN_F2R1_FB18_Msk   (0x1UL << CAN_F2R1_FB18_Pos)

0x00040000

◆ CAN_F2R1_FB19

#define CAN_F2R1_FB19   CAN_F2R1_FB19_Msk

Filter bit 19

◆ CAN_F2R1_FB19_Msk

#define CAN_F2R1_FB19_Msk   (0x1UL << CAN_F2R1_FB19_Pos)

0x00080000

◆ CAN_F2R1_FB1_Msk

#define CAN_F2R1_FB1_Msk   (0x1UL << CAN_F2R1_FB1_Pos)

0x00000002

◆ CAN_F2R1_FB2

#define CAN_F2R1_FB2   CAN_F2R1_FB2_Msk

Filter bit 2

◆ CAN_F2R1_FB20

#define CAN_F2R1_FB20   CAN_F2R1_FB20_Msk

Filter bit 20

◆ CAN_F2R1_FB20_Msk

#define CAN_F2R1_FB20_Msk   (0x1UL << CAN_F2R1_FB20_Pos)

0x00100000

◆ CAN_F2R1_FB21

#define CAN_F2R1_FB21   CAN_F2R1_FB21_Msk

Filter bit 21

◆ CAN_F2R1_FB21_Msk

#define CAN_F2R1_FB21_Msk   (0x1UL << CAN_F2R1_FB21_Pos)

0x00200000

◆ CAN_F2R1_FB22

#define CAN_F2R1_FB22   CAN_F2R1_FB22_Msk

Filter bit 22

◆ CAN_F2R1_FB22_Msk

#define CAN_F2R1_FB22_Msk   (0x1UL << CAN_F2R1_FB22_Pos)

0x00400000

◆ CAN_F2R1_FB23

#define CAN_F2R1_FB23   CAN_F2R1_FB23_Msk

Filter bit 23

◆ CAN_F2R1_FB23_Msk

#define CAN_F2R1_FB23_Msk   (0x1UL << CAN_F2R1_FB23_Pos)

0x00800000

◆ CAN_F2R1_FB24

#define CAN_F2R1_FB24   CAN_F2R1_FB24_Msk

Filter bit 24

◆ CAN_F2R1_FB24_Msk

#define CAN_F2R1_FB24_Msk   (0x1UL << CAN_F2R1_FB24_Pos)

0x01000000

◆ CAN_F2R1_FB25

#define CAN_F2R1_FB25   CAN_F2R1_FB25_Msk

Filter bit 25

◆ CAN_F2R1_FB25_Msk

#define CAN_F2R1_FB25_Msk   (0x1UL << CAN_F2R1_FB25_Pos)

0x02000000

◆ CAN_F2R1_FB26

#define CAN_F2R1_FB26   CAN_F2R1_FB26_Msk

Filter bit 26

◆ CAN_F2R1_FB26_Msk

#define CAN_F2R1_FB26_Msk   (0x1UL << CAN_F2R1_FB26_Pos)

0x04000000

◆ CAN_F2R1_FB27

#define CAN_F2R1_FB27   CAN_F2R1_FB27_Msk

Filter bit 27

◆ CAN_F2R1_FB27_Msk

#define CAN_F2R1_FB27_Msk   (0x1UL << CAN_F2R1_FB27_Pos)

0x08000000

◆ CAN_F2R1_FB28

#define CAN_F2R1_FB28   CAN_F2R1_FB28_Msk

Filter bit 28

◆ CAN_F2R1_FB28_Msk

#define CAN_F2R1_FB28_Msk   (0x1UL << CAN_F2R1_FB28_Pos)

0x10000000

◆ CAN_F2R1_FB29

#define CAN_F2R1_FB29   CAN_F2R1_FB29_Msk

Filter bit 29

◆ CAN_F2R1_FB29_Msk

#define CAN_F2R1_FB29_Msk   (0x1UL << CAN_F2R1_FB29_Pos)

0x20000000

◆ CAN_F2R1_FB2_Msk

#define CAN_F2R1_FB2_Msk   (0x1UL << CAN_F2R1_FB2_Pos)

0x00000004

◆ CAN_F2R1_FB3

#define CAN_F2R1_FB3   CAN_F2R1_FB3_Msk

Filter bit 3

◆ CAN_F2R1_FB30

#define CAN_F2R1_FB30   CAN_F2R1_FB30_Msk

Filter bit 30

◆ CAN_F2R1_FB30_Msk

#define CAN_F2R1_FB30_Msk   (0x1UL << CAN_F2R1_FB30_Pos)

0x40000000

◆ CAN_F2R1_FB31

#define CAN_F2R1_FB31   CAN_F2R1_FB31_Msk

Filter bit 31

◆ CAN_F2R1_FB31_Msk

#define CAN_F2R1_FB31_Msk   (0x1UL << CAN_F2R1_FB31_Pos)

0x80000000

◆ CAN_F2R1_FB3_Msk

#define CAN_F2R1_FB3_Msk   (0x1UL << CAN_F2R1_FB3_Pos)

0x00000008

◆ CAN_F2R1_FB4

#define CAN_F2R1_FB4   CAN_F2R1_FB4_Msk

Filter bit 4

◆ CAN_F2R1_FB4_Msk

#define CAN_F2R1_FB4_Msk   (0x1UL << CAN_F2R1_FB4_Pos)

0x00000010

◆ CAN_F2R1_FB5

#define CAN_F2R1_FB5   CAN_F2R1_FB5_Msk

Filter bit 5

◆ CAN_F2R1_FB5_Msk

#define CAN_F2R1_FB5_Msk   (0x1UL << CAN_F2R1_FB5_Pos)

0x00000020

◆ CAN_F2R1_FB6

#define CAN_F2R1_FB6   CAN_F2R1_FB6_Msk

Filter bit 6

◆ CAN_F2R1_FB6_Msk

#define CAN_F2R1_FB6_Msk   (0x1UL << CAN_F2R1_FB6_Pos)

0x00000040

◆ CAN_F2R1_FB7

#define CAN_F2R1_FB7   CAN_F2R1_FB7_Msk

Filter bit 7

◆ CAN_F2R1_FB7_Msk

#define CAN_F2R1_FB7_Msk   (0x1UL << CAN_F2R1_FB7_Pos)

0x00000080

◆ CAN_F2R1_FB8

#define CAN_F2R1_FB8   CAN_F2R1_FB8_Msk

Filter bit 8

◆ CAN_F2R1_FB8_Msk

#define CAN_F2R1_FB8_Msk   (0x1UL << CAN_F2R1_FB8_Pos)

0x00000100

◆ CAN_F2R1_FB9

#define CAN_F2R1_FB9   CAN_F2R1_FB9_Msk

Filter bit 9

◆ CAN_F2R1_FB9_Msk

#define CAN_F2R1_FB9_Msk   (0x1UL << CAN_F2R1_FB9_Pos)

0x00000200

◆ CAN_F2R2_FB0

#define CAN_F2R2_FB0   CAN_F2R2_FB0_Msk

Filter bit 0

◆ CAN_F2R2_FB0_Msk

#define CAN_F2R2_FB0_Msk   (0x1UL << CAN_F2R2_FB0_Pos)

0x00000001

◆ CAN_F2R2_FB1

#define CAN_F2R2_FB1   CAN_F2R2_FB1_Msk

Filter bit 1

◆ CAN_F2R2_FB10

#define CAN_F2R2_FB10   CAN_F2R2_FB10_Msk

Filter bit 10

◆ CAN_F2R2_FB10_Msk

#define CAN_F2R2_FB10_Msk   (0x1UL << CAN_F2R2_FB10_Pos)

0x00000400

◆ CAN_F2R2_FB11

#define CAN_F2R2_FB11   CAN_F2R2_FB11_Msk

Filter bit 11

◆ CAN_F2R2_FB11_Msk

#define CAN_F2R2_FB11_Msk   (0x1UL << CAN_F2R2_FB11_Pos)

0x00000800

◆ CAN_F2R2_FB12

#define CAN_F2R2_FB12   CAN_F2R2_FB12_Msk

Filter bit 12

◆ CAN_F2R2_FB12_Msk

#define CAN_F2R2_FB12_Msk   (0x1UL << CAN_F2R2_FB12_Pos)

0x00001000

◆ CAN_F2R2_FB13

#define CAN_F2R2_FB13   CAN_F2R2_FB13_Msk

Filter bit 13

◆ CAN_F2R2_FB13_Msk

#define CAN_F2R2_FB13_Msk   (0x1UL << CAN_F2R2_FB13_Pos)

0x00002000

◆ CAN_F2R2_FB14

#define CAN_F2R2_FB14   CAN_F2R2_FB14_Msk

Filter bit 14

◆ CAN_F2R2_FB14_Msk

#define CAN_F2R2_FB14_Msk   (0x1UL << CAN_F2R2_FB14_Pos)

0x00004000

◆ CAN_F2R2_FB15

#define CAN_F2R2_FB15   CAN_F2R2_FB15_Msk

Filter bit 15

◆ CAN_F2R2_FB15_Msk

#define CAN_F2R2_FB15_Msk   (0x1UL << CAN_F2R2_FB15_Pos)

0x00008000

◆ CAN_F2R2_FB16

#define CAN_F2R2_FB16   CAN_F2R2_FB16_Msk

Filter bit 16

◆ CAN_F2R2_FB16_Msk

#define CAN_F2R2_FB16_Msk   (0x1UL << CAN_F2R2_FB16_Pos)

0x00010000

◆ CAN_F2R2_FB17

#define CAN_F2R2_FB17   CAN_F2R2_FB17_Msk

Filter bit 17

◆ CAN_F2R2_FB17_Msk

#define CAN_F2R2_FB17_Msk   (0x1UL << CAN_F2R2_FB17_Pos)

0x00020000

◆ CAN_F2R2_FB18

#define CAN_F2R2_FB18   CAN_F2R2_FB18_Msk

Filter bit 18

◆ CAN_F2R2_FB18_Msk

#define CAN_F2R2_FB18_Msk   (0x1UL << CAN_F2R2_FB18_Pos)

0x00040000

◆ CAN_F2R2_FB19

#define CAN_F2R2_FB19   CAN_F2R2_FB19_Msk

Filter bit 19

◆ CAN_F2R2_FB19_Msk

#define CAN_F2R2_FB19_Msk   (0x1UL << CAN_F2R2_FB19_Pos)

0x00080000

◆ CAN_F2R2_FB1_Msk

#define CAN_F2R2_FB1_Msk   (0x1UL << CAN_F2R2_FB1_Pos)

0x00000002

◆ CAN_F2R2_FB2

#define CAN_F2R2_FB2   CAN_F2R2_FB2_Msk

Filter bit 2

◆ CAN_F2R2_FB20

#define CAN_F2R2_FB20   CAN_F2R2_FB20_Msk

Filter bit 20

◆ CAN_F2R2_FB20_Msk

#define CAN_F2R2_FB20_Msk   (0x1UL << CAN_F2R2_FB20_Pos)

0x00100000

◆ CAN_F2R2_FB21

#define CAN_F2R2_FB21   CAN_F2R2_FB21_Msk

Filter bit 21

◆ CAN_F2R2_FB21_Msk

#define CAN_F2R2_FB21_Msk   (0x1UL << CAN_F2R2_FB21_Pos)

0x00200000

◆ CAN_F2R2_FB22

#define CAN_F2R2_FB22   CAN_F2R2_FB22_Msk

Filter bit 22

◆ CAN_F2R2_FB22_Msk

#define CAN_F2R2_FB22_Msk   (0x1UL << CAN_F2R2_FB22_Pos)

0x00400000

◆ CAN_F2R2_FB23

#define CAN_F2R2_FB23   CAN_F2R2_FB23_Msk

Filter bit 23

◆ CAN_F2R2_FB23_Msk

#define CAN_F2R2_FB23_Msk   (0x1UL << CAN_F2R2_FB23_Pos)

0x00800000

◆ CAN_F2R2_FB24

#define CAN_F2R2_FB24   CAN_F2R2_FB24_Msk

Filter bit 24

◆ CAN_F2R2_FB24_Msk

#define CAN_F2R2_FB24_Msk   (0x1UL << CAN_F2R2_FB24_Pos)

0x01000000

◆ CAN_F2R2_FB25

#define CAN_F2R2_FB25   CAN_F2R2_FB25_Msk

Filter bit 25

◆ CAN_F2R2_FB25_Msk

#define CAN_F2R2_FB25_Msk   (0x1UL << CAN_F2R2_FB25_Pos)

0x02000000

◆ CAN_F2R2_FB26

#define CAN_F2R2_FB26   CAN_F2R2_FB26_Msk

Filter bit 26

◆ CAN_F2R2_FB26_Msk

#define CAN_F2R2_FB26_Msk   (0x1UL << CAN_F2R2_FB26_Pos)

0x04000000

◆ CAN_F2R2_FB27

#define CAN_F2R2_FB27   CAN_F2R2_FB27_Msk

Filter bit 27

◆ CAN_F2R2_FB27_Msk

#define CAN_F2R2_FB27_Msk   (0x1UL << CAN_F2R2_FB27_Pos)

0x08000000

◆ CAN_F2R2_FB28

#define CAN_F2R2_FB28   CAN_F2R2_FB28_Msk

Filter bit 28

◆ CAN_F2R2_FB28_Msk

#define CAN_F2R2_FB28_Msk   (0x1UL << CAN_F2R2_FB28_Pos)

0x10000000

◆ CAN_F2R2_FB29

#define CAN_F2R2_FB29   CAN_F2R2_FB29_Msk

Filter bit 29

◆ CAN_F2R2_FB29_Msk

#define CAN_F2R2_FB29_Msk   (0x1UL << CAN_F2R2_FB29_Pos)

0x20000000

◆ CAN_F2R2_FB2_Msk

#define CAN_F2R2_FB2_Msk   (0x1UL << CAN_F2R2_FB2_Pos)

0x00000004

◆ CAN_F2R2_FB3

#define CAN_F2R2_FB3   CAN_F2R2_FB3_Msk

Filter bit 3

◆ CAN_F2R2_FB30

#define CAN_F2R2_FB30   CAN_F2R2_FB30_Msk

Filter bit 30

◆ CAN_F2R2_FB30_Msk

#define CAN_F2R2_FB30_Msk   (0x1UL << CAN_F2R2_FB30_Pos)

0x40000000

◆ CAN_F2R2_FB31

#define CAN_F2R2_FB31   CAN_F2R2_FB31_Msk

Filter bit 31

◆ CAN_F2R2_FB31_Msk

#define CAN_F2R2_FB31_Msk   (0x1UL << CAN_F2R2_FB31_Pos)

0x80000000

◆ CAN_F2R2_FB3_Msk

#define CAN_F2R2_FB3_Msk   (0x1UL << CAN_F2R2_FB3_Pos)

0x00000008

◆ CAN_F2R2_FB4

#define CAN_F2R2_FB4   CAN_F2R2_FB4_Msk

Filter bit 4

◆ CAN_F2R2_FB4_Msk

#define CAN_F2R2_FB4_Msk   (0x1UL << CAN_F2R2_FB4_Pos)

0x00000010

◆ CAN_F2R2_FB5

#define CAN_F2R2_FB5   CAN_F2R2_FB5_Msk

Filter bit 5

◆ CAN_F2R2_FB5_Msk

#define CAN_F2R2_FB5_Msk   (0x1UL << CAN_F2R2_FB5_Pos)

0x00000020

◆ CAN_F2R2_FB6

#define CAN_F2R2_FB6   CAN_F2R2_FB6_Msk

Filter bit 6

◆ CAN_F2R2_FB6_Msk

#define CAN_F2R2_FB6_Msk   (0x1UL << CAN_F2R2_FB6_Pos)

0x00000040

◆ CAN_F2R2_FB7

#define CAN_F2R2_FB7   CAN_F2R2_FB7_Msk

Filter bit 7

◆ CAN_F2R2_FB7_Msk

#define CAN_F2R2_FB7_Msk   (0x1UL << CAN_F2R2_FB7_Pos)

0x00000080

◆ CAN_F2R2_FB8

#define CAN_F2R2_FB8   CAN_F2R2_FB8_Msk

Filter bit 8

◆ CAN_F2R2_FB8_Msk

#define CAN_F2R2_FB8_Msk   (0x1UL << CAN_F2R2_FB8_Pos)

0x00000100

◆ CAN_F2R2_FB9

#define CAN_F2R2_FB9   CAN_F2R2_FB9_Msk

Filter bit 9

◆ CAN_F2R2_FB9_Msk

#define CAN_F2R2_FB9_Msk   (0x1UL << CAN_F2R2_FB9_Pos)

0x00000200

◆ CAN_F3R1_FB0

#define CAN_F3R1_FB0   CAN_F3R1_FB0_Msk

Filter bit 0

◆ CAN_F3R1_FB0_Msk

#define CAN_F3R1_FB0_Msk   (0x1UL << CAN_F3R1_FB0_Pos)

0x00000001

◆ CAN_F3R1_FB1

#define CAN_F3R1_FB1   CAN_F3R1_FB1_Msk

Filter bit 1

◆ CAN_F3R1_FB10

#define CAN_F3R1_FB10   CAN_F3R1_FB10_Msk

Filter bit 10

◆ CAN_F3R1_FB10_Msk

#define CAN_F3R1_FB10_Msk   (0x1UL << CAN_F3R1_FB10_Pos)

0x00000400

◆ CAN_F3R1_FB11

#define CAN_F3R1_FB11   CAN_F3R1_FB11_Msk

Filter bit 11

◆ CAN_F3R1_FB11_Msk

#define CAN_F3R1_FB11_Msk   (0x1UL << CAN_F3R1_FB11_Pos)

0x00000800

◆ CAN_F3R1_FB12

#define CAN_F3R1_FB12   CAN_F3R1_FB12_Msk

Filter bit 12

◆ CAN_F3R1_FB12_Msk

#define CAN_F3R1_FB12_Msk   (0x1UL << CAN_F3R1_FB12_Pos)

0x00001000

◆ CAN_F3R1_FB13

#define CAN_F3R1_FB13   CAN_F3R1_FB13_Msk

Filter bit 13

◆ CAN_F3R1_FB13_Msk

#define CAN_F3R1_FB13_Msk   (0x1UL << CAN_F3R1_FB13_Pos)

0x00002000

◆ CAN_F3R1_FB14

#define CAN_F3R1_FB14   CAN_F3R1_FB14_Msk

Filter bit 14

◆ CAN_F3R1_FB14_Msk

#define CAN_F3R1_FB14_Msk   (0x1UL << CAN_F3R1_FB14_Pos)

0x00004000

◆ CAN_F3R1_FB15

#define CAN_F3R1_FB15   CAN_F3R1_FB15_Msk

Filter bit 15

◆ CAN_F3R1_FB15_Msk

#define CAN_F3R1_FB15_Msk   (0x1UL << CAN_F3R1_FB15_Pos)

0x00008000

◆ CAN_F3R1_FB16

#define CAN_F3R1_FB16   CAN_F3R1_FB16_Msk

Filter bit 16

◆ CAN_F3R1_FB16_Msk

#define CAN_F3R1_FB16_Msk   (0x1UL << CAN_F3R1_FB16_Pos)

0x00010000

◆ CAN_F3R1_FB17

#define CAN_F3R1_FB17   CAN_F3R1_FB17_Msk

Filter bit 17

◆ CAN_F3R1_FB17_Msk

#define CAN_F3R1_FB17_Msk   (0x1UL << CAN_F3R1_FB17_Pos)

0x00020000

◆ CAN_F3R1_FB18

#define CAN_F3R1_FB18   CAN_F3R1_FB18_Msk

Filter bit 18

◆ CAN_F3R1_FB18_Msk

#define CAN_F3R1_FB18_Msk   (0x1UL << CAN_F3R1_FB18_Pos)

0x00040000

◆ CAN_F3R1_FB19

#define CAN_F3R1_FB19   CAN_F3R1_FB19_Msk

Filter bit 19

◆ CAN_F3R1_FB19_Msk

#define CAN_F3R1_FB19_Msk   (0x1UL << CAN_F3R1_FB19_Pos)

0x00080000

◆ CAN_F3R1_FB1_Msk

#define CAN_F3R1_FB1_Msk   (0x1UL << CAN_F3R1_FB1_Pos)

0x00000002

◆ CAN_F3R1_FB2

#define CAN_F3R1_FB2   CAN_F3R1_FB2_Msk

Filter bit 2

◆ CAN_F3R1_FB20

#define CAN_F3R1_FB20   CAN_F3R1_FB20_Msk

Filter bit 20

◆ CAN_F3R1_FB20_Msk

#define CAN_F3R1_FB20_Msk   (0x1UL << CAN_F3R1_FB20_Pos)

0x00100000

◆ CAN_F3R1_FB21

#define CAN_F3R1_FB21   CAN_F3R1_FB21_Msk

Filter bit 21

◆ CAN_F3R1_FB21_Msk

#define CAN_F3R1_FB21_Msk   (0x1UL << CAN_F3R1_FB21_Pos)

0x00200000

◆ CAN_F3R1_FB22

#define CAN_F3R1_FB22   CAN_F3R1_FB22_Msk

Filter bit 22

◆ CAN_F3R1_FB22_Msk

#define CAN_F3R1_FB22_Msk   (0x1UL << CAN_F3R1_FB22_Pos)

0x00400000

◆ CAN_F3R1_FB23

#define CAN_F3R1_FB23   CAN_F3R1_FB23_Msk

Filter bit 23

◆ CAN_F3R1_FB23_Msk

#define CAN_F3R1_FB23_Msk   (0x1UL << CAN_F3R1_FB23_Pos)

0x00800000

◆ CAN_F3R1_FB24

#define CAN_F3R1_FB24   CAN_F3R1_FB24_Msk

Filter bit 24

◆ CAN_F3R1_FB24_Msk

#define CAN_F3R1_FB24_Msk   (0x1UL << CAN_F3R1_FB24_Pos)

0x01000000

◆ CAN_F3R1_FB25

#define CAN_F3R1_FB25   CAN_F3R1_FB25_Msk

Filter bit 25

◆ CAN_F3R1_FB25_Msk

#define CAN_F3R1_FB25_Msk   (0x1UL << CAN_F3R1_FB25_Pos)

0x02000000

◆ CAN_F3R1_FB26

#define CAN_F3R1_FB26   CAN_F3R1_FB26_Msk

Filter bit 26

◆ CAN_F3R1_FB26_Msk

#define CAN_F3R1_FB26_Msk   (0x1UL << CAN_F3R1_FB26_Pos)

0x04000000

◆ CAN_F3R1_FB27

#define CAN_F3R1_FB27   CAN_F3R1_FB27_Msk

Filter bit 27

◆ CAN_F3R1_FB27_Msk

#define CAN_F3R1_FB27_Msk   (0x1UL << CAN_F3R1_FB27_Pos)

0x08000000

◆ CAN_F3R1_FB28

#define CAN_F3R1_FB28   CAN_F3R1_FB28_Msk

Filter bit 28

◆ CAN_F3R1_FB28_Msk

#define CAN_F3R1_FB28_Msk   (0x1UL << CAN_F3R1_FB28_Pos)

0x10000000

◆ CAN_F3R1_FB29

#define CAN_F3R1_FB29   CAN_F3R1_FB29_Msk

Filter bit 29

◆ CAN_F3R1_FB29_Msk

#define CAN_F3R1_FB29_Msk   (0x1UL << CAN_F3R1_FB29_Pos)

0x20000000

◆ CAN_F3R1_FB2_Msk

#define CAN_F3R1_FB2_Msk   (0x1UL << CAN_F3R1_FB2_Pos)

0x00000004

◆ CAN_F3R1_FB3

#define CAN_F3R1_FB3   CAN_F3R1_FB3_Msk

Filter bit 3

◆ CAN_F3R1_FB30

#define CAN_F3R1_FB30   CAN_F3R1_FB30_Msk

Filter bit 30

◆ CAN_F3R1_FB30_Msk

#define CAN_F3R1_FB30_Msk   (0x1UL << CAN_F3R1_FB30_Pos)

0x40000000

◆ CAN_F3R1_FB31

#define CAN_F3R1_FB31   CAN_F3R1_FB31_Msk

Filter bit 31

◆ CAN_F3R1_FB31_Msk

#define CAN_F3R1_FB31_Msk   (0x1UL << CAN_F3R1_FB31_Pos)

0x80000000

◆ CAN_F3R1_FB3_Msk

#define CAN_F3R1_FB3_Msk   (0x1UL << CAN_F3R1_FB3_Pos)

0x00000008

◆ CAN_F3R1_FB4

#define CAN_F3R1_FB4   CAN_F3R1_FB4_Msk

Filter bit 4

◆ CAN_F3R1_FB4_Msk

#define CAN_F3R1_FB4_Msk   (0x1UL << CAN_F3R1_FB4_Pos)

0x00000010

◆ CAN_F3R1_FB5

#define CAN_F3R1_FB5   CAN_F3R1_FB5_Msk

Filter bit 5

◆ CAN_F3R1_FB5_Msk

#define CAN_F3R1_FB5_Msk   (0x1UL << CAN_F3R1_FB5_Pos)

0x00000020

◆ CAN_F3R1_FB6

#define CAN_F3R1_FB6   CAN_F3R1_FB6_Msk

Filter bit 6

◆ CAN_F3R1_FB6_Msk

#define CAN_F3R1_FB6_Msk   (0x1UL << CAN_F3R1_FB6_Pos)

0x00000040

◆ CAN_F3R1_FB7

#define CAN_F3R1_FB7   CAN_F3R1_FB7_Msk

Filter bit 7

◆ CAN_F3R1_FB7_Msk

#define CAN_F3R1_FB7_Msk   (0x1UL << CAN_F3R1_FB7_Pos)

0x00000080

◆ CAN_F3R1_FB8

#define CAN_F3R1_FB8   CAN_F3R1_FB8_Msk

Filter bit 8

◆ CAN_F3R1_FB8_Msk

#define CAN_F3R1_FB8_Msk   (0x1UL << CAN_F3R1_FB8_Pos)

0x00000100

◆ CAN_F3R1_FB9

#define CAN_F3R1_FB9   CAN_F3R1_FB9_Msk

Filter bit 9

◆ CAN_F3R1_FB9_Msk

#define CAN_F3R1_FB9_Msk   (0x1UL << CAN_F3R1_FB9_Pos)

0x00000200

◆ CAN_F3R2_FB0

#define CAN_F3R2_FB0   CAN_F3R2_FB0_Msk

Filter bit 0

◆ CAN_F3R2_FB0_Msk

#define CAN_F3R2_FB0_Msk   (0x1UL << CAN_F3R2_FB0_Pos)

0x00000001

◆ CAN_F3R2_FB1

#define CAN_F3R2_FB1   CAN_F3R2_FB1_Msk

Filter bit 1

◆ CAN_F3R2_FB10

#define CAN_F3R2_FB10   CAN_F3R2_FB10_Msk

Filter bit 10

◆ CAN_F3R2_FB10_Msk

#define CAN_F3R2_FB10_Msk   (0x1UL << CAN_F3R2_FB10_Pos)

0x00000400

◆ CAN_F3R2_FB11

#define CAN_F3R2_FB11   CAN_F3R2_FB11_Msk

Filter bit 11

◆ CAN_F3R2_FB11_Msk

#define CAN_F3R2_FB11_Msk   (0x1UL << CAN_F3R2_FB11_Pos)

0x00000800

◆ CAN_F3R2_FB12

#define CAN_F3R2_FB12   CAN_F3R2_FB12_Msk

Filter bit 12

◆ CAN_F3R2_FB12_Msk

#define CAN_F3R2_FB12_Msk   (0x1UL << CAN_F3R2_FB12_Pos)

0x00001000

◆ CAN_F3R2_FB13

#define CAN_F3R2_FB13   CAN_F3R2_FB13_Msk

Filter bit 13

◆ CAN_F3R2_FB13_Msk

#define CAN_F3R2_FB13_Msk   (0x1UL << CAN_F3R2_FB13_Pos)

0x00002000

◆ CAN_F3R2_FB14

#define CAN_F3R2_FB14   CAN_F3R2_FB14_Msk

Filter bit 14

◆ CAN_F3R2_FB14_Msk

#define CAN_F3R2_FB14_Msk   (0x1UL << CAN_F3R2_FB14_Pos)

0x00004000

◆ CAN_F3R2_FB15

#define CAN_F3R2_FB15   CAN_F3R2_FB15_Msk

Filter bit 15

◆ CAN_F3R2_FB15_Msk

#define CAN_F3R2_FB15_Msk   (0x1UL << CAN_F3R2_FB15_Pos)

0x00008000

◆ CAN_F3R2_FB16

#define CAN_F3R2_FB16   CAN_F3R2_FB16_Msk

Filter bit 16

◆ CAN_F3R2_FB16_Msk

#define CAN_F3R2_FB16_Msk   (0x1UL << CAN_F3R2_FB16_Pos)

0x00010000

◆ CAN_F3R2_FB17

#define CAN_F3R2_FB17   CAN_F3R2_FB17_Msk

Filter bit 17

◆ CAN_F3R2_FB17_Msk

#define CAN_F3R2_FB17_Msk   (0x1UL << CAN_F3R2_FB17_Pos)

0x00020000

◆ CAN_F3R2_FB18

#define CAN_F3R2_FB18   CAN_F3R2_FB18_Msk

Filter bit 18

◆ CAN_F3R2_FB18_Msk

#define CAN_F3R2_FB18_Msk   (0x1UL << CAN_F3R2_FB18_Pos)

0x00040000

◆ CAN_F3R2_FB19

#define CAN_F3R2_FB19   CAN_F3R2_FB19_Msk

Filter bit 19

◆ CAN_F3R2_FB19_Msk

#define CAN_F3R2_FB19_Msk   (0x1UL << CAN_F3R2_FB19_Pos)

0x00080000

◆ CAN_F3R2_FB1_Msk

#define CAN_F3R2_FB1_Msk   (0x1UL << CAN_F3R2_FB1_Pos)

0x00000002

◆ CAN_F3R2_FB2

#define CAN_F3R2_FB2   CAN_F3R2_FB2_Msk

Filter bit 2

◆ CAN_F3R2_FB20

#define CAN_F3R2_FB20   CAN_F3R2_FB20_Msk

Filter bit 20

◆ CAN_F3R2_FB20_Msk

#define CAN_F3R2_FB20_Msk   (0x1UL << CAN_F3R2_FB20_Pos)

0x00100000

◆ CAN_F3R2_FB21

#define CAN_F3R2_FB21   CAN_F3R2_FB21_Msk

Filter bit 21

◆ CAN_F3R2_FB21_Msk

#define CAN_F3R2_FB21_Msk   (0x1UL << CAN_F3R2_FB21_Pos)

0x00200000

◆ CAN_F3R2_FB22

#define CAN_F3R2_FB22   CAN_F3R2_FB22_Msk

Filter bit 22

◆ CAN_F3R2_FB22_Msk

#define CAN_F3R2_FB22_Msk   (0x1UL << CAN_F3R2_FB22_Pos)

0x00400000

◆ CAN_F3R2_FB23

#define CAN_F3R2_FB23   CAN_F3R2_FB23_Msk

Filter bit 23

◆ CAN_F3R2_FB23_Msk

#define CAN_F3R2_FB23_Msk   (0x1UL << CAN_F3R2_FB23_Pos)

0x00800000

◆ CAN_F3R2_FB24

#define CAN_F3R2_FB24   CAN_F3R2_FB24_Msk

Filter bit 24

◆ CAN_F3R2_FB24_Msk

#define CAN_F3R2_FB24_Msk   (0x1UL << CAN_F3R2_FB24_Pos)

0x01000000

◆ CAN_F3R2_FB25

#define CAN_F3R2_FB25   CAN_F3R2_FB25_Msk

Filter bit 25

◆ CAN_F3R2_FB25_Msk

#define CAN_F3R2_FB25_Msk   (0x1UL << CAN_F3R2_FB25_Pos)

0x02000000

◆ CAN_F3R2_FB26

#define CAN_F3R2_FB26   CAN_F3R2_FB26_Msk

Filter bit 26

◆ CAN_F3R2_FB26_Msk

#define CAN_F3R2_FB26_Msk   (0x1UL << CAN_F3R2_FB26_Pos)

0x04000000

◆ CAN_F3R2_FB27

#define CAN_F3R2_FB27   CAN_F3R2_FB27_Msk

Filter bit 27

◆ CAN_F3R2_FB27_Msk

#define CAN_F3R2_FB27_Msk   (0x1UL << CAN_F3R2_FB27_Pos)

0x08000000

◆ CAN_F3R2_FB28

#define CAN_F3R2_FB28   CAN_F3R2_FB28_Msk

Filter bit 28

◆ CAN_F3R2_FB28_Msk

#define CAN_F3R2_FB28_Msk   (0x1UL << CAN_F3R2_FB28_Pos)

0x10000000

◆ CAN_F3R2_FB29

#define CAN_F3R2_FB29   CAN_F3R2_FB29_Msk

Filter bit 29

◆ CAN_F3R2_FB29_Msk

#define CAN_F3R2_FB29_Msk   (0x1UL << CAN_F3R2_FB29_Pos)

0x20000000

◆ CAN_F3R2_FB2_Msk

#define CAN_F3R2_FB2_Msk   (0x1UL << CAN_F3R2_FB2_Pos)

0x00000004

◆ CAN_F3R2_FB3

#define CAN_F3R2_FB3   CAN_F3R2_FB3_Msk

Filter bit 3

◆ CAN_F3R2_FB30

#define CAN_F3R2_FB30   CAN_F3R2_FB30_Msk

Filter bit 30

◆ CAN_F3R2_FB30_Msk

#define CAN_F3R2_FB30_Msk   (0x1UL << CAN_F3R2_FB30_Pos)

0x40000000

◆ CAN_F3R2_FB31

#define CAN_F3R2_FB31   CAN_F3R2_FB31_Msk

Filter bit 31

◆ CAN_F3R2_FB31_Msk

#define CAN_F3R2_FB31_Msk   (0x1UL << CAN_F3R2_FB31_Pos)

0x80000000

◆ CAN_F3R2_FB3_Msk

#define CAN_F3R2_FB3_Msk   (0x1UL << CAN_F3R2_FB3_Pos)

0x00000008

◆ CAN_F3R2_FB4

#define CAN_F3R2_FB4   CAN_F3R2_FB4_Msk

Filter bit 4

◆ CAN_F3R2_FB4_Msk

#define CAN_F3R2_FB4_Msk   (0x1UL << CAN_F3R2_FB4_Pos)

0x00000010

◆ CAN_F3R2_FB5

#define CAN_F3R2_FB5   CAN_F3R2_FB5_Msk

Filter bit 5

◆ CAN_F3R2_FB5_Msk

#define CAN_F3R2_FB5_Msk   (0x1UL << CAN_F3R2_FB5_Pos)

0x00000020

◆ CAN_F3R2_FB6

#define CAN_F3R2_FB6   CAN_F3R2_FB6_Msk

Filter bit 6

◆ CAN_F3R2_FB6_Msk

#define CAN_F3R2_FB6_Msk   (0x1UL << CAN_F3R2_FB6_Pos)

0x00000040

◆ CAN_F3R2_FB7

#define CAN_F3R2_FB7   CAN_F3R2_FB7_Msk

Filter bit 7

◆ CAN_F3R2_FB7_Msk

#define CAN_F3R2_FB7_Msk   (0x1UL << CAN_F3R2_FB7_Pos)

0x00000080

◆ CAN_F3R2_FB8

#define CAN_F3R2_FB8   CAN_F3R2_FB8_Msk

Filter bit 8

◆ CAN_F3R2_FB8_Msk

#define CAN_F3R2_FB8_Msk   (0x1UL << CAN_F3R2_FB8_Pos)

0x00000100

◆ CAN_F3R2_FB9

#define CAN_F3R2_FB9   CAN_F3R2_FB9_Msk

Filter bit 9

◆ CAN_F3R2_FB9_Msk

#define CAN_F3R2_FB9_Msk   (0x1UL << CAN_F3R2_FB9_Pos)

0x00000200

◆ CAN_F4R1_FB0

#define CAN_F4R1_FB0   CAN_F4R1_FB0_Msk

Filter bit 0

◆ CAN_F4R1_FB0_Msk

#define CAN_F4R1_FB0_Msk   (0x1UL << CAN_F4R1_FB0_Pos)

0x00000001

◆ CAN_F4R1_FB1

#define CAN_F4R1_FB1   CAN_F4R1_FB1_Msk

Filter bit 1

◆ CAN_F4R1_FB10

#define CAN_F4R1_FB10   CAN_F4R1_FB10_Msk

Filter bit 10

◆ CAN_F4R1_FB10_Msk

#define CAN_F4R1_FB10_Msk   (0x1UL << CAN_F4R1_FB10_Pos)

0x00000400

◆ CAN_F4R1_FB11

#define CAN_F4R1_FB11   CAN_F4R1_FB11_Msk

Filter bit 11

◆ CAN_F4R1_FB11_Msk

#define CAN_F4R1_FB11_Msk   (0x1UL << CAN_F4R1_FB11_Pos)

0x00000800

◆ CAN_F4R1_FB12

#define CAN_F4R1_FB12   CAN_F4R1_FB12_Msk

Filter bit 12

◆ CAN_F4R1_FB12_Msk

#define CAN_F4R1_FB12_Msk   (0x1UL << CAN_F4R1_FB12_Pos)

0x00001000

◆ CAN_F4R1_FB13

#define CAN_F4R1_FB13   CAN_F4R1_FB13_Msk

Filter bit 13

◆ CAN_F4R1_FB13_Msk

#define CAN_F4R1_FB13_Msk   (0x1UL << CAN_F4R1_FB13_Pos)

0x00002000

◆ CAN_F4R1_FB14

#define CAN_F4R1_FB14   CAN_F4R1_FB14_Msk

Filter bit 14

◆ CAN_F4R1_FB14_Msk

#define CAN_F4R1_FB14_Msk   (0x1UL << CAN_F4R1_FB14_Pos)

0x00004000

◆ CAN_F4R1_FB15

#define CAN_F4R1_FB15   CAN_F4R1_FB15_Msk

Filter bit 15

◆ CAN_F4R1_FB15_Msk

#define CAN_F4R1_FB15_Msk   (0x1UL << CAN_F4R1_FB15_Pos)

0x00008000

◆ CAN_F4R1_FB16

#define CAN_F4R1_FB16   CAN_F4R1_FB16_Msk

Filter bit 16

◆ CAN_F4R1_FB16_Msk

#define CAN_F4R1_FB16_Msk   (0x1UL << CAN_F4R1_FB16_Pos)

0x00010000

◆ CAN_F4R1_FB17

#define CAN_F4R1_FB17   CAN_F4R1_FB17_Msk

Filter bit 17

◆ CAN_F4R1_FB17_Msk

#define CAN_F4R1_FB17_Msk   (0x1UL << CAN_F4R1_FB17_Pos)

0x00020000

◆ CAN_F4R1_FB18

#define CAN_F4R1_FB18   CAN_F4R1_FB18_Msk

Filter bit 18

◆ CAN_F4R1_FB18_Msk

#define CAN_F4R1_FB18_Msk   (0x1UL << CAN_F4R1_FB18_Pos)

0x00040000

◆ CAN_F4R1_FB19

#define CAN_F4R1_FB19   CAN_F4R1_FB19_Msk

Filter bit 19

◆ CAN_F4R1_FB19_Msk

#define CAN_F4R1_FB19_Msk   (0x1UL << CAN_F4R1_FB19_Pos)

0x00080000

◆ CAN_F4R1_FB1_Msk

#define CAN_F4R1_FB1_Msk   (0x1UL << CAN_F4R1_FB1_Pos)

0x00000002

◆ CAN_F4R1_FB2

#define CAN_F4R1_FB2   CAN_F4R1_FB2_Msk

Filter bit 2

◆ CAN_F4R1_FB20

#define CAN_F4R1_FB20   CAN_F4R1_FB20_Msk

Filter bit 20

◆ CAN_F4R1_FB20_Msk

#define CAN_F4R1_FB20_Msk   (0x1UL << CAN_F4R1_FB20_Pos)

0x00100000

◆ CAN_F4R1_FB21

#define CAN_F4R1_FB21   CAN_F4R1_FB21_Msk

Filter bit 21

◆ CAN_F4R1_FB21_Msk

#define CAN_F4R1_FB21_Msk   (0x1UL << CAN_F4R1_FB21_Pos)

0x00200000

◆ CAN_F4R1_FB22

#define CAN_F4R1_FB22   CAN_F4R1_FB22_Msk

Filter bit 22

◆ CAN_F4R1_FB22_Msk

#define CAN_F4R1_FB22_Msk   (0x1UL << CAN_F4R1_FB22_Pos)

0x00400000

◆ CAN_F4R1_FB23

#define CAN_F4R1_FB23   CAN_F4R1_FB23_Msk

Filter bit 23

◆ CAN_F4R1_FB23_Msk

#define CAN_F4R1_FB23_Msk   (0x1UL << CAN_F4R1_FB23_Pos)

0x00800000

◆ CAN_F4R1_FB24

#define CAN_F4R1_FB24   CAN_F4R1_FB24_Msk

Filter bit 24

◆ CAN_F4R1_FB24_Msk

#define CAN_F4R1_FB24_Msk   (0x1UL << CAN_F4R1_FB24_Pos)

0x01000000

◆ CAN_F4R1_FB25

#define CAN_F4R1_FB25   CAN_F4R1_FB25_Msk

Filter bit 25

◆ CAN_F4R1_FB25_Msk

#define CAN_F4R1_FB25_Msk   (0x1UL << CAN_F4R1_FB25_Pos)

0x02000000

◆ CAN_F4R1_FB26

#define CAN_F4R1_FB26   CAN_F4R1_FB26_Msk

Filter bit 26

◆ CAN_F4R1_FB26_Msk

#define CAN_F4R1_FB26_Msk   (0x1UL << CAN_F4R1_FB26_Pos)

0x04000000

◆ CAN_F4R1_FB27

#define CAN_F4R1_FB27   CAN_F4R1_FB27_Msk

Filter bit 27

◆ CAN_F4R1_FB27_Msk

#define CAN_F4R1_FB27_Msk   (0x1UL << CAN_F4R1_FB27_Pos)

0x08000000

◆ CAN_F4R1_FB28

#define CAN_F4R1_FB28   CAN_F4R1_FB28_Msk

Filter bit 28

◆ CAN_F4R1_FB28_Msk

#define CAN_F4R1_FB28_Msk   (0x1UL << CAN_F4R1_FB28_Pos)

0x10000000

◆ CAN_F4R1_FB29

#define CAN_F4R1_FB29   CAN_F4R1_FB29_Msk

Filter bit 29

◆ CAN_F4R1_FB29_Msk

#define CAN_F4R1_FB29_Msk   (0x1UL << CAN_F4R1_FB29_Pos)

0x20000000

◆ CAN_F4R1_FB2_Msk

#define CAN_F4R1_FB2_Msk   (0x1UL << CAN_F4R1_FB2_Pos)

0x00000004

◆ CAN_F4R1_FB3

#define CAN_F4R1_FB3   CAN_F4R1_FB3_Msk

Filter bit 3

◆ CAN_F4R1_FB30

#define CAN_F4R1_FB30   CAN_F4R1_FB30_Msk

Filter bit 30

◆ CAN_F4R1_FB30_Msk

#define CAN_F4R1_FB30_Msk   (0x1UL << CAN_F4R1_FB30_Pos)

0x40000000

◆ CAN_F4R1_FB31

#define CAN_F4R1_FB31   CAN_F4R1_FB31_Msk

Filter bit 31

◆ CAN_F4R1_FB31_Msk

#define CAN_F4R1_FB31_Msk   (0x1UL << CAN_F4R1_FB31_Pos)

0x80000000

◆ CAN_F4R1_FB3_Msk

#define CAN_F4R1_FB3_Msk   (0x1UL << CAN_F4R1_FB3_Pos)

0x00000008

◆ CAN_F4R1_FB4

#define CAN_F4R1_FB4   CAN_F4R1_FB4_Msk

Filter bit 4

◆ CAN_F4R1_FB4_Msk

#define CAN_F4R1_FB4_Msk   (0x1UL << CAN_F4R1_FB4_Pos)

0x00000010

◆ CAN_F4R1_FB5

#define CAN_F4R1_FB5   CAN_F4R1_FB5_Msk

Filter bit 5

◆ CAN_F4R1_FB5_Msk

#define CAN_F4R1_FB5_Msk   (0x1UL << CAN_F4R1_FB5_Pos)

0x00000020

◆ CAN_F4R1_FB6

#define CAN_F4R1_FB6   CAN_F4R1_FB6_Msk

Filter bit 6

◆ CAN_F4R1_FB6_Msk

#define CAN_F4R1_FB6_Msk   (0x1UL << CAN_F4R1_FB6_Pos)

0x00000040

◆ CAN_F4R1_FB7

#define CAN_F4R1_FB7   CAN_F4R1_FB7_Msk

Filter bit 7

◆ CAN_F4R1_FB7_Msk

#define CAN_F4R1_FB7_Msk   (0x1UL << CAN_F4R1_FB7_Pos)

0x00000080

◆ CAN_F4R1_FB8

#define CAN_F4R1_FB8   CAN_F4R1_FB8_Msk

Filter bit 8

◆ CAN_F4R1_FB8_Msk

#define CAN_F4R1_FB8_Msk   (0x1UL << CAN_F4R1_FB8_Pos)

0x00000100

◆ CAN_F4R1_FB9

#define CAN_F4R1_FB9   CAN_F4R1_FB9_Msk

Filter bit 9

◆ CAN_F4R1_FB9_Msk

#define CAN_F4R1_FB9_Msk   (0x1UL << CAN_F4R1_FB9_Pos)

0x00000200

◆ CAN_F4R2_FB0

#define CAN_F4R2_FB0   CAN_F4R2_FB0_Msk

Filter bit 0

◆ CAN_F4R2_FB0_Msk

#define CAN_F4R2_FB0_Msk   (0x1UL << CAN_F4R2_FB0_Pos)

0x00000001

◆ CAN_F4R2_FB1

#define CAN_F4R2_FB1   CAN_F4R2_FB1_Msk

Filter bit 1

◆ CAN_F4R2_FB10

#define CAN_F4R2_FB10   CAN_F4R2_FB10_Msk

Filter bit 10

◆ CAN_F4R2_FB10_Msk

#define CAN_F4R2_FB10_Msk   (0x1UL << CAN_F4R2_FB10_Pos)

0x00000400

◆ CAN_F4R2_FB11

#define CAN_F4R2_FB11   CAN_F4R2_FB11_Msk

Filter bit 11

◆ CAN_F4R2_FB11_Msk

#define CAN_F4R2_FB11_Msk   (0x1UL << CAN_F4R2_FB11_Pos)

0x00000800

◆ CAN_F4R2_FB12

#define CAN_F4R2_FB12   CAN_F4R2_FB12_Msk

Filter bit 12

◆ CAN_F4R2_FB12_Msk

#define CAN_F4R2_FB12_Msk   (0x1UL << CAN_F4R2_FB12_Pos)

0x00001000

◆ CAN_F4R2_FB13

#define CAN_F4R2_FB13   CAN_F4R2_FB13_Msk

Filter bit 13

◆ CAN_F4R2_FB13_Msk

#define CAN_F4R2_FB13_Msk   (0x1UL << CAN_F4R2_FB13_Pos)

0x00002000

◆ CAN_F4R2_FB14

#define CAN_F4R2_FB14   CAN_F4R2_FB14_Msk

Filter bit 14

◆ CAN_F4R2_FB14_Msk

#define CAN_F4R2_FB14_Msk   (0x1UL << CAN_F4R2_FB14_Pos)

0x00004000

◆ CAN_F4R2_FB15

#define CAN_F4R2_FB15   CAN_F4R2_FB15_Msk

Filter bit 15

◆ CAN_F4R2_FB15_Msk

#define CAN_F4R2_FB15_Msk   (0x1UL << CAN_F4R2_FB15_Pos)

0x00008000

◆ CAN_F4R2_FB16

#define CAN_F4R2_FB16   CAN_F4R2_FB16_Msk

Filter bit 16

◆ CAN_F4R2_FB16_Msk

#define CAN_F4R2_FB16_Msk   (0x1UL << CAN_F4R2_FB16_Pos)

0x00010000

◆ CAN_F4R2_FB17

#define CAN_F4R2_FB17   CAN_F4R2_FB17_Msk

Filter bit 17

◆ CAN_F4R2_FB17_Msk

#define CAN_F4R2_FB17_Msk   (0x1UL << CAN_F4R2_FB17_Pos)

0x00020000

◆ CAN_F4R2_FB18

#define CAN_F4R2_FB18   CAN_F4R2_FB18_Msk

Filter bit 18

◆ CAN_F4R2_FB18_Msk

#define CAN_F4R2_FB18_Msk   (0x1UL << CAN_F4R2_FB18_Pos)

0x00040000

◆ CAN_F4R2_FB19

#define CAN_F4R2_FB19   CAN_F4R2_FB19_Msk

Filter bit 19

◆ CAN_F4R2_FB19_Msk

#define CAN_F4R2_FB19_Msk   (0x1UL << CAN_F4R2_FB19_Pos)

0x00080000

◆ CAN_F4R2_FB1_Msk

#define CAN_F4R2_FB1_Msk   (0x1UL << CAN_F4R2_FB1_Pos)

0x00000002

◆ CAN_F4R2_FB2

#define CAN_F4R2_FB2   CAN_F4R2_FB2_Msk

Filter bit 2

◆ CAN_F4R2_FB20

#define CAN_F4R2_FB20   CAN_F4R2_FB20_Msk

Filter bit 20

◆ CAN_F4R2_FB20_Msk

#define CAN_F4R2_FB20_Msk   (0x1UL << CAN_F4R2_FB20_Pos)

0x00100000

◆ CAN_F4R2_FB21

#define CAN_F4R2_FB21   CAN_F4R2_FB21_Msk

Filter bit 21

◆ CAN_F4R2_FB21_Msk

#define CAN_F4R2_FB21_Msk   (0x1UL << CAN_F4R2_FB21_Pos)

0x00200000

◆ CAN_F4R2_FB22

#define CAN_F4R2_FB22   CAN_F4R2_FB22_Msk

Filter bit 22

◆ CAN_F4R2_FB22_Msk

#define CAN_F4R2_FB22_Msk   (0x1UL << CAN_F4R2_FB22_Pos)

0x00400000

◆ CAN_F4R2_FB23

#define CAN_F4R2_FB23   CAN_F4R2_FB23_Msk

Filter bit 23

◆ CAN_F4R2_FB23_Msk

#define CAN_F4R2_FB23_Msk   (0x1UL << CAN_F4R2_FB23_Pos)

0x00800000

◆ CAN_F4R2_FB24

#define CAN_F4R2_FB24   CAN_F4R2_FB24_Msk

Filter bit 24

◆ CAN_F4R2_FB24_Msk

#define CAN_F4R2_FB24_Msk   (0x1UL << CAN_F4R2_FB24_Pos)

0x01000000

◆ CAN_F4R2_FB25

#define CAN_F4R2_FB25   CAN_F4R2_FB25_Msk

Filter bit 25

◆ CAN_F4R2_FB25_Msk

#define CAN_F4R2_FB25_Msk   (0x1UL << CAN_F4R2_FB25_Pos)

0x02000000

◆ CAN_F4R2_FB26

#define CAN_F4R2_FB26   CAN_F4R2_FB26_Msk

Filter bit 26

◆ CAN_F4R2_FB26_Msk

#define CAN_F4R2_FB26_Msk   (0x1UL << CAN_F4R2_FB26_Pos)

0x04000000

◆ CAN_F4R2_FB27

#define CAN_F4R2_FB27   CAN_F4R2_FB27_Msk

Filter bit 27

◆ CAN_F4R2_FB27_Msk

#define CAN_F4R2_FB27_Msk   (0x1UL << CAN_F4R2_FB27_Pos)

0x08000000

◆ CAN_F4R2_FB28

#define CAN_F4R2_FB28   CAN_F4R2_FB28_Msk

Filter bit 28

◆ CAN_F4R2_FB28_Msk

#define CAN_F4R2_FB28_Msk   (0x1UL << CAN_F4R2_FB28_Pos)

0x10000000

◆ CAN_F4R2_FB29

#define CAN_F4R2_FB29   CAN_F4R2_FB29_Msk

Filter bit 29

◆ CAN_F4R2_FB29_Msk

#define CAN_F4R2_FB29_Msk   (0x1UL << CAN_F4R2_FB29_Pos)

0x20000000

◆ CAN_F4R2_FB2_Msk

#define CAN_F4R2_FB2_Msk   (0x1UL << CAN_F4R2_FB2_Pos)

0x00000004

◆ CAN_F4R2_FB3

#define CAN_F4R2_FB3   CAN_F4R2_FB3_Msk

Filter bit 3

◆ CAN_F4R2_FB30

#define CAN_F4R2_FB30   CAN_F4R2_FB30_Msk

Filter bit 30

◆ CAN_F4R2_FB30_Msk

#define CAN_F4R2_FB30_Msk   (0x1UL << CAN_F4R2_FB30_Pos)

0x40000000

◆ CAN_F4R2_FB31

#define CAN_F4R2_FB31   CAN_F4R2_FB31_Msk

Filter bit 31

◆ CAN_F4R2_FB31_Msk

#define CAN_F4R2_FB31_Msk   (0x1UL << CAN_F4R2_FB31_Pos)

0x80000000

◆ CAN_F4R2_FB3_Msk

#define CAN_F4R2_FB3_Msk   (0x1UL << CAN_F4R2_FB3_Pos)

0x00000008

◆ CAN_F4R2_FB4

#define CAN_F4R2_FB4   CAN_F4R2_FB4_Msk

Filter bit 4

◆ CAN_F4R2_FB4_Msk

#define CAN_F4R2_FB4_Msk   (0x1UL << CAN_F4R2_FB4_Pos)

0x00000010

◆ CAN_F4R2_FB5

#define CAN_F4R2_FB5   CAN_F4R2_FB5_Msk

Filter bit 5

◆ CAN_F4R2_FB5_Msk

#define CAN_F4R2_FB5_Msk   (0x1UL << CAN_F4R2_FB5_Pos)

0x00000020

◆ CAN_F4R2_FB6

#define CAN_F4R2_FB6   CAN_F4R2_FB6_Msk

Filter bit 6

◆ CAN_F4R2_FB6_Msk

#define CAN_F4R2_FB6_Msk   (0x1UL << CAN_F4R2_FB6_Pos)

0x00000040

◆ CAN_F4R2_FB7

#define CAN_F4R2_FB7   CAN_F4R2_FB7_Msk

Filter bit 7

◆ CAN_F4R2_FB7_Msk

#define CAN_F4R2_FB7_Msk   (0x1UL << CAN_F4R2_FB7_Pos)

0x00000080

◆ CAN_F4R2_FB8

#define CAN_F4R2_FB8   CAN_F4R2_FB8_Msk

Filter bit 8

◆ CAN_F4R2_FB8_Msk

#define CAN_F4R2_FB8_Msk   (0x1UL << CAN_F4R2_FB8_Pos)

0x00000100

◆ CAN_F4R2_FB9

#define CAN_F4R2_FB9   CAN_F4R2_FB9_Msk

Filter bit 9

◆ CAN_F4R2_FB9_Msk

#define CAN_F4R2_FB9_Msk   (0x1UL << CAN_F4R2_FB9_Pos)

0x00000200

◆ CAN_F5R1_FB0

#define CAN_F5R1_FB0   CAN_F5R1_FB0_Msk

Filter bit 0

◆ CAN_F5R1_FB0_Msk

#define CAN_F5R1_FB0_Msk   (0x1UL << CAN_F5R1_FB0_Pos)

0x00000001

◆ CAN_F5R1_FB1

#define CAN_F5R1_FB1   CAN_F5R1_FB1_Msk

Filter bit 1

◆ CAN_F5R1_FB10

#define CAN_F5R1_FB10   CAN_F5R1_FB10_Msk

Filter bit 10

◆ CAN_F5R1_FB10_Msk

#define CAN_F5R1_FB10_Msk   (0x1UL << CAN_F5R1_FB10_Pos)

0x00000400

◆ CAN_F5R1_FB11

#define CAN_F5R1_FB11   CAN_F5R1_FB11_Msk

Filter bit 11

◆ CAN_F5R1_FB11_Msk

#define CAN_F5R1_FB11_Msk   (0x1UL << CAN_F5R1_FB11_Pos)

0x00000800

◆ CAN_F5R1_FB12

#define CAN_F5R1_FB12   CAN_F5R1_FB12_Msk

Filter bit 12

◆ CAN_F5R1_FB12_Msk

#define CAN_F5R1_FB12_Msk   (0x1UL << CAN_F5R1_FB12_Pos)

0x00001000

◆ CAN_F5R1_FB13

#define CAN_F5R1_FB13   CAN_F5R1_FB13_Msk

Filter bit 13

◆ CAN_F5R1_FB13_Msk

#define CAN_F5R1_FB13_Msk   (0x1UL << CAN_F5R1_FB13_Pos)

0x00002000

◆ CAN_F5R1_FB14

#define CAN_F5R1_FB14   CAN_F5R1_FB14_Msk

Filter bit 14

◆ CAN_F5R1_FB14_Msk

#define CAN_F5R1_FB14_Msk   (0x1UL << CAN_F5R1_FB14_Pos)

0x00004000

◆ CAN_F5R1_FB15

#define CAN_F5R1_FB15   CAN_F5R1_FB15_Msk

Filter bit 15

◆ CAN_F5R1_FB15_Msk

#define CAN_F5R1_FB15_Msk   (0x1UL << CAN_F5R1_FB15_Pos)

0x00008000

◆ CAN_F5R1_FB16

#define CAN_F5R1_FB16   CAN_F5R1_FB16_Msk

Filter bit 16

◆ CAN_F5R1_FB16_Msk

#define CAN_F5R1_FB16_Msk   (0x1UL << CAN_F5R1_FB16_Pos)

0x00010000

◆ CAN_F5R1_FB17

#define CAN_F5R1_FB17   CAN_F5R1_FB17_Msk

Filter bit 17

◆ CAN_F5R1_FB17_Msk

#define CAN_F5R1_FB17_Msk   (0x1UL << CAN_F5R1_FB17_Pos)

0x00020000

◆ CAN_F5R1_FB18

#define CAN_F5R1_FB18   CAN_F5R1_FB18_Msk

Filter bit 18

◆ CAN_F5R1_FB18_Msk

#define CAN_F5R1_FB18_Msk   (0x1UL << CAN_F5R1_FB18_Pos)

0x00040000

◆ CAN_F5R1_FB19

#define CAN_F5R1_FB19   CAN_F5R1_FB19_Msk

Filter bit 19

◆ CAN_F5R1_FB19_Msk

#define CAN_F5R1_FB19_Msk   (0x1UL << CAN_F5R1_FB19_Pos)

0x00080000

◆ CAN_F5R1_FB1_Msk

#define CAN_F5R1_FB1_Msk   (0x1UL << CAN_F5R1_FB1_Pos)

0x00000002

◆ CAN_F5R1_FB2

#define CAN_F5R1_FB2   CAN_F5R1_FB2_Msk

Filter bit 2

◆ CAN_F5R1_FB20

#define CAN_F5R1_FB20   CAN_F5R1_FB20_Msk

Filter bit 20

◆ CAN_F5R1_FB20_Msk

#define CAN_F5R1_FB20_Msk   (0x1UL << CAN_F5R1_FB20_Pos)

0x00100000

◆ CAN_F5R1_FB21

#define CAN_F5R1_FB21   CAN_F5R1_FB21_Msk

Filter bit 21

◆ CAN_F5R1_FB21_Msk

#define CAN_F5R1_FB21_Msk   (0x1UL << CAN_F5R1_FB21_Pos)

0x00200000

◆ CAN_F5R1_FB22

#define CAN_F5R1_FB22   CAN_F5R1_FB22_Msk

Filter bit 22

◆ CAN_F5R1_FB22_Msk

#define CAN_F5R1_FB22_Msk   (0x1UL << CAN_F5R1_FB22_Pos)

0x00400000

◆ CAN_F5R1_FB23

#define CAN_F5R1_FB23   CAN_F5R1_FB23_Msk

Filter bit 23

◆ CAN_F5R1_FB23_Msk

#define CAN_F5R1_FB23_Msk   (0x1UL << CAN_F5R1_FB23_Pos)

0x00800000

◆ CAN_F5R1_FB24

#define CAN_F5R1_FB24   CAN_F5R1_FB24_Msk

Filter bit 24

◆ CAN_F5R1_FB24_Msk

#define CAN_F5R1_FB24_Msk   (0x1UL << CAN_F5R1_FB24_Pos)

0x01000000

◆ CAN_F5R1_FB25

#define CAN_F5R1_FB25   CAN_F5R1_FB25_Msk

Filter bit 25

◆ CAN_F5R1_FB25_Msk

#define CAN_F5R1_FB25_Msk   (0x1UL << CAN_F5R1_FB25_Pos)

0x02000000

◆ CAN_F5R1_FB26

#define CAN_F5R1_FB26   CAN_F5R1_FB26_Msk

Filter bit 26

◆ CAN_F5R1_FB26_Msk

#define CAN_F5R1_FB26_Msk   (0x1UL << CAN_F5R1_FB26_Pos)

0x04000000

◆ CAN_F5R1_FB27

#define CAN_F5R1_FB27   CAN_F5R1_FB27_Msk

Filter bit 27

◆ CAN_F5R1_FB27_Msk

#define CAN_F5R1_FB27_Msk   (0x1UL << CAN_F5R1_FB27_Pos)

0x08000000

◆ CAN_F5R1_FB28

#define CAN_F5R1_FB28   CAN_F5R1_FB28_Msk

Filter bit 28

◆ CAN_F5R1_FB28_Msk

#define CAN_F5R1_FB28_Msk   (0x1UL << CAN_F5R1_FB28_Pos)

0x10000000

◆ CAN_F5R1_FB29

#define CAN_F5R1_FB29   CAN_F5R1_FB29_Msk

Filter bit 29

◆ CAN_F5R1_FB29_Msk

#define CAN_F5R1_FB29_Msk   (0x1UL << CAN_F5R1_FB29_Pos)

0x20000000

◆ CAN_F5R1_FB2_Msk

#define CAN_F5R1_FB2_Msk   (0x1UL << CAN_F5R1_FB2_Pos)

0x00000004

◆ CAN_F5R1_FB3

#define CAN_F5R1_FB3   CAN_F5R1_FB3_Msk

Filter bit 3

◆ CAN_F5R1_FB30

#define CAN_F5R1_FB30   CAN_F5R1_FB30_Msk

Filter bit 30

◆ CAN_F5R1_FB30_Msk

#define CAN_F5R1_FB30_Msk   (0x1UL << CAN_F5R1_FB30_Pos)

0x40000000

◆ CAN_F5R1_FB31

#define CAN_F5R1_FB31   CAN_F5R1_FB31_Msk

Filter bit 31

◆ CAN_F5R1_FB31_Msk

#define CAN_F5R1_FB31_Msk   (0x1UL << CAN_F5R1_FB31_Pos)

0x80000000

◆ CAN_F5R1_FB3_Msk

#define CAN_F5R1_FB3_Msk   (0x1UL << CAN_F5R1_FB3_Pos)

0x00000008

◆ CAN_F5R1_FB4

#define CAN_F5R1_FB4   CAN_F5R1_FB4_Msk

Filter bit 4

◆ CAN_F5R1_FB4_Msk

#define CAN_F5R1_FB4_Msk   (0x1UL << CAN_F5R1_FB4_Pos)

0x00000010

◆ CAN_F5R1_FB5

#define CAN_F5R1_FB5   CAN_F5R1_FB5_Msk

Filter bit 5

◆ CAN_F5R1_FB5_Msk

#define CAN_F5R1_FB5_Msk   (0x1UL << CAN_F5R1_FB5_Pos)

0x00000020

◆ CAN_F5R1_FB6

#define CAN_F5R1_FB6   CAN_F5R1_FB6_Msk

Filter bit 6

◆ CAN_F5R1_FB6_Msk

#define CAN_F5R1_FB6_Msk   (0x1UL << CAN_F5R1_FB6_Pos)

0x00000040

◆ CAN_F5R1_FB7

#define CAN_F5R1_FB7   CAN_F5R1_FB7_Msk

Filter bit 7

◆ CAN_F5R1_FB7_Msk

#define CAN_F5R1_FB7_Msk   (0x1UL << CAN_F5R1_FB7_Pos)

0x00000080

◆ CAN_F5R1_FB8

#define CAN_F5R1_FB8   CAN_F5R1_FB8_Msk

Filter bit 8

◆ CAN_F5R1_FB8_Msk

#define CAN_F5R1_FB8_Msk   (0x1UL << CAN_F5R1_FB8_Pos)

0x00000100

◆ CAN_F5R1_FB9

#define CAN_F5R1_FB9   CAN_F5R1_FB9_Msk

Filter bit 9

◆ CAN_F5R1_FB9_Msk

#define CAN_F5R1_FB9_Msk   (0x1UL << CAN_F5R1_FB9_Pos)

0x00000200

◆ CAN_F5R2_FB0

#define CAN_F5R2_FB0   CAN_F5R2_FB0_Msk

Filter bit 0

◆ CAN_F5R2_FB0_Msk

#define CAN_F5R2_FB0_Msk   (0x1UL << CAN_F5R2_FB0_Pos)

0x00000001

◆ CAN_F5R2_FB1

#define CAN_F5R2_FB1   CAN_F5R2_FB1_Msk

Filter bit 1

◆ CAN_F5R2_FB10

#define CAN_F5R2_FB10   CAN_F5R2_FB10_Msk

Filter bit 10

◆ CAN_F5R2_FB10_Msk

#define CAN_F5R2_FB10_Msk   (0x1UL << CAN_F5R2_FB10_Pos)

0x00000400

◆ CAN_F5R2_FB11

#define CAN_F5R2_FB11   CAN_F5R2_FB11_Msk

Filter bit 11

◆ CAN_F5R2_FB11_Msk

#define CAN_F5R2_FB11_Msk   (0x1UL << CAN_F5R2_FB11_Pos)

0x00000800

◆ CAN_F5R2_FB12

#define CAN_F5R2_FB12   CAN_F5R2_FB12_Msk

Filter bit 12

◆ CAN_F5R2_FB12_Msk

#define CAN_F5R2_FB12_Msk   (0x1UL << CAN_F5R2_FB12_Pos)

0x00001000

◆ CAN_F5R2_FB13

#define CAN_F5R2_FB13   CAN_F5R2_FB13_Msk

Filter bit 13

◆ CAN_F5R2_FB13_Msk

#define CAN_F5R2_FB13_Msk   (0x1UL << CAN_F5R2_FB13_Pos)

0x00002000

◆ CAN_F5R2_FB14

#define CAN_F5R2_FB14   CAN_F5R2_FB14_Msk

Filter bit 14

◆ CAN_F5R2_FB14_Msk

#define CAN_F5R2_FB14_Msk   (0x1UL << CAN_F5R2_FB14_Pos)

0x00004000

◆ CAN_F5R2_FB15

#define CAN_F5R2_FB15   CAN_F5R2_FB15_Msk

Filter bit 15

◆ CAN_F5R2_FB15_Msk

#define CAN_F5R2_FB15_Msk   (0x1UL << CAN_F5R2_FB15_Pos)

0x00008000

◆ CAN_F5R2_FB16

#define CAN_F5R2_FB16   CAN_F5R2_FB16_Msk

Filter bit 16

◆ CAN_F5R2_FB16_Msk

#define CAN_F5R2_FB16_Msk   (0x1UL << CAN_F5R2_FB16_Pos)

0x00010000

◆ CAN_F5R2_FB17

#define CAN_F5R2_FB17   CAN_F5R2_FB17_Msk

Filter bit 17

◆ CAN_F5R2_FB17_Msk

#define CAN_F5R2_FB17_Msk   (0x1UL << CAN_F5R2_FB17_Pos)

0x00020000

◆ CAN_F5R2_FB18

#define CAN_F5R2_FB18   CAN_F5R2_FB18_Msk

Filter bit 18

◆ CAN_F5R2_FB18_Msk

#define CAN_F5R2_FB18_Msk   (0x1UL << CAN_F5R2_FB18_Pos)

0x00040000

◆ CAN_F5R2_FB19

#define CAN_F5R2_FB19   CAN_F5R2_FB19_Msk

Filter bit 19

◆ CAN_F5R2_FB19_Msk

#define CAN_F5R2_FB19_Msk   (0x1UL << CAN_F5R2_FB19_Pos)

0x00080000

◆ CAN_F5R2_FB1_Msk

#define CAN_F5R2_FB1_Msk   (0x1UL << CAN_F5R2_FB1_Pos)

0x00000002

◆ CAN_F5R2_FB2

#define CAN_F5R2_FB2   CAN_F5R2_FB2_Msk

Filter bit 2

◆ CAN_F5R2_FB20

#define CAN_F5R2_FB20   CAN_F5R2_FB20_Msk

Filter bit 20

◆ CAN_F5R2_FB20_Msk

#define CAN_F5R2_FB20_Msk   (0x1UL << CAN_F5R2_FB20_Pos)

0x00100000

◆ CAN_F5R2_FB21

#define CAN_F5R2_FB21   CAN_F5R2_FB21_Msk

Filter bit 21

◆ CAN_F5R2_FB21_Msk

#define CAN_F5R2_FB21_Msk   (0x1UL << CAN_F5R2_FB21_Pos)

0x00200000

◆ CAN_F5R2_FB22

#define CAN_F5R2_FB22   CAN_F5R2_FB22_Msk

Filter bit 22

◆ CAN_F5R2_FB22_Msk

#define CAN_F5R2_FB22_Msk   (0x1UL << CAN_F5R2_FB22_Pos)

0x00400000

◆ CAN_F5R2_FB23

#define CAN_F5R2_FB23   CAN_F5R2_FB23_Msk

Filter bit 23

◆ CAN_F5R2_FB23_Msk

#define CAN_F5R2_FB23_Msk   (0x1UL << CAN_F5R2_FB23_Pos)

0x00800000

◆ CAN_F5R2_FB24

#define CAN_F5R2_FB24   CAN_F5R2_FB24_Msk

Filter bit 24

◆ CAN_F5R2_FB24_Msk

#define CAN_F5R2_FB24_Msk   (0x1UL << CAN_F5R2_FB24_Pos)

0x01000000

◆ CAN_F5R2_FB25

#define CAN_F5R2_FB25   CAN_F5R2_FB25_Msk

Filter bit 25

◆ CAN_F5R2_FB25_Msk

#define CAN_F5R2_FB25_Msk   (0x1UL << CAN_F5R2_FB25_Pos)

0x02000000

◆ CAN_F5R2_FB26

#define CAN_F5R2_FB26   CAN_F5R2_FB26_Msk

Filter bit 26

◆ CAN_F5R2_FB26_Msk

#define CAN_F5R2_FB26_Msk   (0x1UL << CAN_F5R2_FB26_Pos)

0x04000000

◆ CAN_F5R2_FB27

#define CAN_F5R2_FB27   CAN_F5R2_FB27_Msk

Filter bit 27

◆ CAN_F5R2_FB27_Msk

#define CAN_F5R2_FB27_Msk   (0x1UL << CAN_F5R2_FB27_Pos)

0x08000000

◆ CAN_F5R2_FB28

#define CAN_F5R2_FB28   CAN_F5R2_FB28_Msk

Filter bit 28

◆ CAN_F5R2_FB28_Msk

#define CAN_F5R2_FB28_Msk   (0x1UL << CAN_F5R2_FB28_Pos)

0x10000000

◆ CAN_F5R2_FB29

#define CAN_F5R2_FB29   CAN_F5R2_FB29_Msk

Filter bit 29

◆ CAN_F5R2_FB29_Msk

#define CAN_F5R2_FB29_Msk   (0x1UL << CAN_F5R2_FB29_Pos)

0x20000000

◆ CAN_F5R2_FB2_Msk

#define CAN_F5R2_FB2_Msk   (0x1UL << CAN_F5R2_FB2_Pos)

0x00000004

◆ CAN_F5R2_FB3

#define CAN_F5R2_FB3   CAN_F5R2_FB3_Msk

Filter bit 3

◆ CAN_F5R2_FB30

#define CAN_F5R2_FB30   CAN_F5R2_FB30_Msk

Filter bit 30

◆ CAN_F5R2_FB30_Msk

#define CAN_F5R2_FB30_Msk   (0x1UL << CAN_F5R2_FB30_Pos)

0x40000000

◆ CAN_F5R2_FB31

#define CAN_F5R2_FB31   CAN_F5R2_FB31_Msk

Filter bit 31

◆ CAN_F5R2_FB31_Msk

#define CAN_F5R2_FB31_Msk   (0x1UL << CAN_F5R2_FB31_Pos)

0x80000000

◆ CAN_F5R2_FB3_Msk

#define CAN_F5R2_FB3_Msk   (0x1UL << CAN_F5R2_FB3_Pos)

0x00000008

◆ CAN_F5R2_FB4

#define CAN_F5R2_FB4   CAN_F5R2_FB4_Msk

Filter bit 4

◆ CAN_F5R2_FB4_Msk

#define CAN_F5R2_FB4_Msk   (0x1UL << CAN_F5R2_FB4_Pos)

0x00000010

◆ CAN_F5R2_FB5

#define CAN_F5R2_FB5   CAN_F5R2_FB5_Msk

Filter bit 5

◆ CAN_F5R2_FB5_Msk

#define CAN_F5R2_FB5_Msk   (0x1UL << CAN_F5R2_FB5_Pos)

0x00000020

◆ CAN_F5R2_FB6

#define CAN_F5R2_FB6   CAN_F5R2_FB6_Msk

Filter bit 6

◆ CAN_F5R2_FB6_Msk

#define CAN_F5R2_FB6_Msk   (0x1UL << CAN_F5R2_FB6_Pos)

0x00000040

◆ CAN_F5R2_FB7

#define CAN_F5R2_FB7   CAN_F5R2_FB7_Msk

Filter bit 7

◆ CAN_F5R2_FB7_Msk

#define CAN_F5R2_FB7_Msk   (0x1UL << CAN_F5R2_FB7_Pos)

0x00000080

◆ CAN_F5R2_FB8

#define CAN_F5R2_FB8   CAN_F5R2_FB8_Msk

Filter bit 8

◆ CAN_F5R2_FB8_Msk

#define CAN_F5R2_FB8_Msk   (0x1UL << CAN_F5R2_FB8_Pos)

0x00000100

◆ CAN_F5R2_FB9

#define CAN_F5R2_FB9   CAN_F5R2_FB9_Msk

Filter bit 9

◆ CAN_F5R2_FB9_Msk

#define CAN_F5R2_FB9_Msk   (0x1UL << CAN_F5R2_FB9_Pos)

0x00000200

◆ CAN_F6R1_FB0

#define CAN_F6R1_FB0   CAN_F6R1_FB0_Msk

Filter bit 0

◆ CAN_F6R1_FB0_Msk

#define CAN_F6R1_FB0_Msk   (0x1UL << CAN_F6R1_FB0_Pos)

0x00000001

◆ CAN_F6R1_FB1

#define CAN_F6R1_FB1   CAN_F6R1_FB1_Msk

Filter bit 1

◆ CAN_F6R1_FB10

#define CAN_F6R1_FB10   CAN_F6R1_FB10_Msk

Filter bit 10

◆ CAN_F6R1_FB10_Msk

#define CAN_F6R1_FB10_Msk   (0x1UL << CAN_F6R1_FB10_Pos)

0x00000400

◆ CAN_F6R1_FB11

#define CAN_F6R1_FB11   CAN_F6R1_FB11_Msk

Filter bit 11

◆ CAN_F6R1_FB11_Msk

#define CAN_F6R1_FB11_Msk   (0x1UL << CAN_F6R1_FB11_Pos)

0x00000800

◆ CAN_F6R1_FB12

#define CAN_F6R1_FB12   CAN_F6R1_FB12_Msk

Filter bit 12

◆ CAN_F6R1_FB12_Msk

#define CAN_F6R1_FB12_Msk   (0x1UL << CAN_F6R1_FB12_Pos)

0x00001000

◆ CAN_F6R1_FB13

#define CAN_F6R1_FB13   CAN_F6R1_FB13_Msk

Filter bit 13

◆ CAN_F6R1_FB13_Msk

#define CAN_F6R1_FB13_Msk   (0x1UL << CAN_F6R1_FB13_Pos)

0x00002000

◆ CAN_F6R1_FB14

#define CAN_F6R1_FB14   CAN_F6R1_FB14_Msk

Filter bit 14

◆ CAN_F6R1_FB14_Msk

#define CAN_F6R1_FB14_Msk   (0x1UL << CAN_F6R1_FB14_Pos)

0x00004000

◆ CAN_F6R1_FB15

#define CAN_F6R1_FB15   CAN_F6R1_FB15_Msk

Filter bit 15

◆ CAN_F6R1_FB15_Msk

#define CAN_F6R1_FB15_Msk   (0x1UL << CAN_F6R1_FB15_Pos)

0x00008000

◆ CAN_F6R1_FB16

#define CAN_F6R1_FB16   CAN_F6R1_FB16_Msk

Filter bit 16

◆ CAN_F6R1_FB16_Msk

#define CAN_F6R1_FB16_Msk   (0x1UL << CAN_F6R1_FB16_Pos)

0x00010000

◆ CAN_F6R1_FB17

#define CAN_F6R1_FB17   CAN_F6R1_FB17_Msk

Filter bit 17

◆ CAN_F6R1_FB17_Msk

#define CAN_F6R1_FB17_Msk   (0x1UL << CAN_F6R1_FB17_Pos)

0x00020000

◆ CAN_F6R1_FB18

#define CAN_F6R1_FB18   CAN_F6R1_FB18_Msk

Filter bit 18

◆ CAN_F6R1_FB18_Msk

#define CAN_F6R1_FB18_Msk   (0x1UL << CAN_F6R1_FB18_Pos)

0x00040000

◆ CAN_F6R1_FB19

#define CAN_F6R1_FB19   CAN_F6R1_FB19_Msk

Filter bit 19

◆ CAN_F6R1_FB19_Msk

#define CAN_F6R1_FB19_Msk   (0x1UL << CAN_F6R1_FB19_Pos)

0x00080000

◆ CAN_F6R1_FB1_Msk

#define CAN_F6R1_FB1_Msk   (0x1UL << CAN_F6R1_FB1_Pos)

0x00000002

◆ CAN_F6R1_FB2

#define CAN_F6R1_FB2   CAN_F6R1_FB2_Msk

Filter bit 2

◆ CAN_F6R1_FB20

#define CAN_F6R1_FB20   CAN_F6R1_FB20_Msk

Filter bit 20

◆ CAN_F6R1_FB20_Msk

#define CAN_F6R1_FB20_Msk   (0x1UL << CAN_F6R1_FB20_Pos)

0x00100000

◆ CAN_F6R1_FB21

#define CAN_F6R1_FB21   CAN_F6R1_FB21_Msk

Filter bit 21

◆ CAN_F6R1_FB21_Msk

#define CAN_F6R1_FB21_Msk   (0x1UL << CAN_F6R1_FB21_Pos)

0x00200000

◆ CAN_F6R1_FB22

#define CAN_F6R1_FB22   CAN_F6R1_FB22_Msk

Filter bit 22

◆ CAN_F6R1_FB22_Msk

#define CAN_F6R1_FB22_Msk   (0x1UL << CAN_F6R1_FB22_Pos)

0x00400000

◆ CAN_F6R1_FB23

#define CAN_F6R1_FB23   CAN_F6R1_FB23_Msk

Filter bit 23

◆ CAN_F6R1_FB23_Msk

#define CAN_F6R1_FB23_Msk   (0x1UL << CAN_F6R1_FB23_Pos)

0x00800000

◆ CAN_F6R1_FB24

#define CAN_F6R1_FB24   CAN_F6R1_FB24_Msk

Filter bit 24

◆ CAN_F6R1_FB24_Msk

#define CAN_F6R1_FB24_Msk   (0x1UL << CAN_F6R1_FB24_Pos)

0x01000000

◆ CAN_F6R1_FB25

#define CAN_F6R1_FB25   CAN_F6R1_FB25_Msk

Filter bit 25

◆ CAN_F6R1_FB25_Msk

#define CAN_F6R1_FB25_Msk   (0x1UL << CAN_F6R1_FB25_Pos)

0x02000000

◆ CAN_F6R1_FB26

#define CAN_F6R1_FB26   CAN_F6R1_FB26_Msk

Filter bit 26

◆ CAN_F6R1_FB26_Msk

#define CAN_F6R1_FB26_Msk   (0x1UL << CAN_F6R1_FB26_Pos)

0x04000000

◆ CAN_F6R1_FB27

#define CAN_F6R1_FB27   CAN_F6R1_FB27_Msk

Filter bit 27

◆ CAN_F6R1_FB27_Msk

#define CAN_F6R1_FB27_Msk   (0x1UL << CAN_F6R1_FB27_Pos)

0x08000000

◆ CAN_F6R1_FB28

#define CAN_F6R1_FB28   CAN_F6R1_FB28_Msk

Filter bit 28

◆ CAN_F6R1_FB28_Msk

#define CAN_F6R1_FB28_Msk   (0x1UL << CAN_F6R1_FB28_Pos)

0x10000000

◆ CAN_F6R1_FB29

#define CAN_F6R1_FB29   CAN_F6R1_FB29_Msk

Filter bit 29

◆ CAN_F6R1_FB29_Msk

#define CAN_F6R1_FB29_Msk   (0x1UL << CAN_F6R1_FB29_Pos)

0x20000000

◆ CAN_F6R1_FB2_Msk

#define CAN_F6R1_FB2_Msk   (0x1UL << CAN_F6R1_FB2_Pos)

0x00000004

◆ CAN_F6R1_FB3

#define CAN_F6R1_FB3   CAN_F6R1_FB3_Msk

Filter bit 3

◆ CAN_F6R1_FB30

#define CAN_F6R1_FB30   CAN_F6R1_FB30_Msk

Filter bit 30

◆ CAN_F6R1_FB30_Msk

#define CAN_F6R1_FB30_Msk   (0x1UL << CAN_F6R1_FB30_Pos)

0x40000000

◆ CAN_F6R1_FB31

#define CAN_F6R1_FB31   CAN_F6R1_FB31_Msk

Filter bit 31

◆ CAN_F6R1_FB31_Msk

#define CAN_F6R1_FB31_Msk   (0x1UL << CAN_F6R1_FB31_Pos)

0x80000000

◆ CAN_F6R1_FB3_Msk

#define CAN_F6R1_FB3_Msk   (0x1UL << CAN_F6R1_FB3_Pos)

0x00000008

◆ CAN_F6R1_FB4

#define CAN_F6R1_FB4   CAN_F6R1_FB4_Msk

Filter bit 4

◆ CAN_F6R1_FB4_Msk

#define CAN_F6R1_FB4_Msk   (0x1UL << CAN_F6R1_FB4_Pos)

0x00000010

◆ CAN_F6R1_FB5

#define CAN_F6R1_FB5   CAN_F6R1_FB5_Msk

Filter bit 5

◆ CAN_F6R1_FB5_Msk

#define CAN_F6R1_FB5_Msk   (0x1UL << CAN_F6R1_FB5_Pos)

0x00000020

◆ CAN_F6R1_FB6

#define CAN_F6R1_FB6   CAN_F6R1_FB6_Msk

Filter bit 6

◆ CAN_F6R1_FB6_Msk

#define CAN_F6R1_FB6_Msk   (0x1UL << CAN_F6R1_FB6_Pos)

0x00000040

◆ CAN_F6R1_FB7

#define CAN_F6R1_FB7   CAN_F6R1_FB7_Msk

Filter bit 7

◆ CAN_F6R1_FB7_Msk

#define CAN_F6R1_FB7_Msk   (0x1UL << CAN_F6R1_FB7_Pos)

0x00000080

◆ CAN_F6R1_FB8

#define CAN_F6R1_FB8   CAN_F6R1_FB8_Msk

Filter bit 8

◆ CAN_F6R1_FB8_Msk

#define CAN_F6R1_FB8_Msk   (0x1UL << CAN_F6R1_FB8_Pos)

0x00000100

◆ CAN_F6R1_FB9

#define CAN_F6R1_FB9   CAN_F6R1_FB9_Msk

Filter bit 9

◆ CAN_F6R1_FB9_Msk

#define CAN_F6R1_FB9_Msk   (0x1UL << CAN_F6R1_FB9_Pos)

0x00000200

◆ CAN_F6R2_FB0

#define CAN_F6R2_FB0   CAN_F6R2_FB0_Msk

Filter bit 0

◆ CAN_F6R2_FB0_Msk

#define CAN_F6R2_FB0_Msk   (0x1UL << CAN_F6R2_FB0_Pos)

0x00000001

◆ CAN_F6R2_FB1

#define CAN_F6R2_FB1   CAN_F6R2_FB1_Msk

Filter bit 1

◆ CAN_F6R2_FB10

#define CAN_F6R2_FB10   CAN_F6R2_FB10_Msk

Filter bit 10

◆ CAN_F6R2_FB10_Msk

#define CAN_F6R2_FB10_Msk   (0x1UL << CAN_F6R2_FB10_Pos)

0x00000400

◆ CAN_F6R2_FB11

#define CAN_F6R2_FB11   CAN_F6R2_FB11_Msk

Filter bit 11

◆ CAN_F6R2_FB11_Msk

#define CAN_F6R2_FB11_Msk   (0x1UL << CAN_F6R2_FB11_Pos)

0x00000800

◆ CAN_F6R2_FB12

#define CAN_F6R2_FB12   CAN_F6R2_FB12_Msk

Filter bit 12

◆ CAN_F6R2_FB12_Msk

#define CAN_F6R2_FB12_Msk   (0x1UL << CAN_F6R2_FB12_Pos)

0x00001000

◆ CAN_F6R2_FB13

#define CAN_F6R2_FB13   CAN_F6R2_FB13_Msk

Filter bit 13

◆ CAN_F6R2_FB13_Msk

#define CAN_F6R2_FB13_Msk   (0x1UL << CAN_F6R2_FB13_Pos)

0x00002000

◆ CAN_F6R2_FB14

#define CAN_F6R2_FB14   CAN_F6R2_FB14_Msk

Filter bit 14

◆ CAN_F6R2_FB14_Msk

#define CAN_F6R2_FB14_Msk   (0x1UL << CAN_F6R2_FB14_Pos)

0x00004000

◆ CAN_F6R2_FB15

#define CAN_F6R2_FB15   CAN_F6R2_FB15_Msk

Filter bit 15

◆ CAN_F6R2_FB15_Msk

#define CAN_F6R2_FB15_Msk   (0x1UL << CAN_F6R2_FB15_Pos)

0x00008000

◆ CAN_F6R2_FB16

#define CAN_F6R2_FB16   CAN_F6R2_FB16_Msk

Filter bit 16

◆ CAN_F6R2_FB16_Msk

#define CAN_F6R2_FB16_Msk   (0x1UL << CAN_F6R2_FB16_Pos)

0x00010000

◆ CAN_F6R2_FB17

#define CAN_F6R2_FB17   CAN_F6R2_FB17_Msk

Filter bit 17

◆ CAN_F6R2_FB17_Msk

#define CAN_F6R2_FB17_Msk   (0x1UL << CAN_F6R2_FB17_Pos)

0x00020000

◆ CAN_F6R2_FB18

#define CAN_F6R2_FB18   CAN_F6R2_FB18_Msk

Filter bit 18

◆ CAN_F6R2_FB18_Msk

#define CAN_F6R2_FB18_Msk   (0x1UL << CAN_F6R2_FB18_Pos)

0x00040000

◆ CAN_F6R2_FB19

#define CAN_F6R2_FB19   CAN_F6R2_FB19_Msk

Filter bit 19

◆ CAN_F6R2_FB19_Msk

#define CAN_F6R2_FB19_Msk   (0x1UL << CAN_F6R2_FB19_Pos)

0x00080000

◆ CAN_F6R2_FB1_Msk

#define CAN_F6R2_FB1_Msk   (0x1UL << CAN_F6R2_FB1_Pos)

0x00000002

◆ CAN_F6R2_FB2

#define CAN_F6R2_FB2   CAN_F6R2_FB2_Msk

Filter bit 2

◆ CAN_F6R2_FB20

#define CAN_F6R2_FB20   CAN_F6R2_FB20_Msk

Filter bit 20

◆ CAN_F6R2_FB20_Msk

#define CAN_F6R2_FB20_Msk   (0x1UL << CAN_F6R2_FB20_Pos)

0x00100000

◆ CAN_F6R2_FB21

#define CAN_F6R2_FB21   CAN_F6R2_FB21_Msk

Filter bit 21

◆ CAN_F6R2_FB21_Msk

#define CAN_F6R2_FB21_Msk   (0x1UL << CAN_F6R2_FB21_Pos)

0x00200000

◆ CAN_F6R2_FB22

#define CAN_F6R2_FB22   CAN_F6R2_FB22_Msk

Filter bit 22

◆ CAN_F6R2_FB22_Msk

#define CAN_F6R2_FB22_Msk   (0x1UL << CAN_F6R2_FB22_Pos)

0x00400000

◆ CAN_F6R2_FB23

#define CAN_F6R2_FB23   CAN_F6R2_FB23_Msk

Filter bit 23

◆ CAN_F6R2_FB23_Msk

#define CAN_F6R2_FB23_Msk   (0x1UL << CAN_F6R2_FB23_Pos)

0x00800000

◆ CAN_F6R2_FB24

#define CAN_F6R2_FB24   CAN_F6R2_FB24_Msk

Filter bit 24

◆ CAN_F6R2_FB24_Msk

#define CAN_F6R2_FB24_Msk   (0x1UL << CAN_F6R2_FB24_Pos)

0x01000000

◆ CAN_F6R2_FB25

#define CAN_F6R2_FB25   CAN_F6R2_FB25_Msk

Filter bit 25

◆ CAN_F6R2_FB25_Msk

#define CAN_F6R2_FB25_Msk   (0x1UL << CAN_F6R2_FB25_Pos)

0x02000000

◆ CAN_F6R2_FB26

#define CAN_F6R2_FB26   CAN_F6R2_FB26_Msk

Filter bit 26

◆ CAN_F6R2_FB26_Msk

#define CAN_F6R2_FB26_Msk   (0x1UL << CAN_F6R2_FB26_Pos)

0x04000000

◆ CAN_F6R2_FB27

#define CAN_F6R2_FB27   CAN_F6R2_FB27_Msk

Filter bit 27

◆ CAN_F6R2_FB27_Msk

#define CAN_F6R2_FB27_Msk   (0x1UL << CAN_F6R2_FB27_Pos)

0x08000000

◆ CAN_F6R2_FB28

#define CAN_F6R2_FB28   CAN_F6R2_FB28_Msk

Filter bit 28

◆ CAN_F6R2_FB28_Msk

#define CAN_F6R2_FB28_Msk   (0x1UL << CAN_F6R2_FB28_Pos)

0x10000000

◆ CAN_F6R2_FB29

#define CAN_F6R2_FB29   CAN_F6R2_FB29_Msk

Filter bit 29

◆ CAN_F6R2_FB29_Msk

#define CAN_F6R2_FB29_Msk   (0x1UL << CAN_F6R2_FB29_Pos)

0x20000000

◆ CAN_F6R2_FB2_Msk

#define CAN_F6R2_FB2_Msk   (0x1UL << CAN_F6R2_FB2_Pos)

0x00000004

◆ CAN_F6R2_FB3

#define CAN_F6R2_FB3   CAN_F6R2_FB3_Msk

Filter bit 3

◆ CAN_F6R2_FB30

#define CAN_F6R2_FB30   CAN_F6R2_FB30_Msk

Filter bit 30

◆ CAN_F6R2_FB30_Msk

#define CAN_F6R2_FB30_Msk   (0x1UL << CAN_F6R2_FB30_Pos)

0x40000000

◆ CAN_F6R2_FB31

#define CAN_F6R2_FB31   CAN_F6R2_FB31_Msk

Filter bit 31

◆ CAN_F6R2_FB31_Msk

#define CAN_F6R2_FB31_Msk   (0x1UL << CAN_F6R2_FB31_Pos)

0x80000000

◆ CAN_F6R2_FB3_Msk

#define CAN_F6R2_FB3_Msk   (0x1UL << CAN_F6R2_FB3_Pos)

0x00000008

◆ CAN_F6R2_FB4

#define CAN_F6R2_FB4   CAN_F6R2_FB4_Msk

Filter bit 4

◆ CAN_F6R2_FB4_Msk

#define CAN_F6R2_FB4_Msk   (0x1UL << CAN_F6R2_FB4_Pos)

0x00000010

◆ CAN_F6R2_FB5

#define CAN_F6R2_FB5   CAN_F6R2_FB5_Msk

Filter bit 5

◆ CAN_F6R2_FB5_Msk

#define CAN_F6R2_FB5_Msk   (0x1UL << CAN_F6R2_FB5_Pos)

0x00000020

◆ CAN_F6R2_FB6

#define CAN_F6R2_FB6   CAN_F6R2_FB6_Msk

Filter bit 6

◆ CAN_F6R2_FB6_Msk

#define CAN_F6R2_FB6_Msk   (0x1UL << CAN_F6R2_FB6_Pos)

0x00000040

◆ CAN_F6R2_FB7

#define CAN_F6R2_FB7   CAN_F6R2_FB7_Msk

Filter bit 7

◆ CAN_F6R2_FB7_Msk

#define CAN_F6R2_FB7_Msk   (0x1UL << CAN_F6R2_FB7_Pos)

0x00000080

◆ CAN_F6R2_FB8

#define CAN_F6R2_FB8   CAN_F6R2_FB8_Msk

Filter bit 8

◆ CAN_F6R2_FB8_Msk

#define CAN_F6R2_FB8_Msk   (0x1UL << CAN_F6R2_FB8_Pos)

0x00000100

◆ CAN_F6R2_FB9

#define CAN_F6R2_FB9   CAN_F6R2_FB9_Msk

Filter bit 9

◆ CAN_F6R2_FB9_Msk

#define CAN_F6R2_FB9_Msk   (0x1UL << CAN_F6R2_FB9_Pos)

0x00000200

◆ CAN_F7R1_FB0

#define CAN_F7R1_FB0   CAN_F7R1_FB0_Msk

Filter bit 0

◆ CAN_F7R1_FB0_Msk

#define CAN_F7R1_FB0_Msk   (0x1UL << CAN_F7R1_FB0_Pos)

0x00000001

◆ CAN_F7R1_FB1

#define CAN_F7R1_FB1   CAN_F7R1_FB1_Msk

Filter bit 1

◆ CAN_F7R1_FB10

#define CAN_F7R1_FB10   CAN_F7R1_FB10_Msk

Filter bit 10

◆ CAN_F7R1_FB10_Msk

#define CAN_F7R1_FB10_Msk   (0x1UL << CAN_F7R1_FB10_Pos)

0x00000400

◆ CAN_F7R1_FB11

#define CAN_F7R1_FB11   CAN_F7R1_FB11_Msk

Filter bit 11

◆ CAN_F7R1_FB11_Msk

#define CAN_F7R1_FB11_Msk   (0x1UL << CAN_F7R1_FB11_Pos)

0x00000800

◆ CAN_F7R1_FB12

#define CAN_F7R1_FB12   CAN_F7R1_FB12_Msk

Filter bit 12

◆ CAN_F7R1_FB12_Msk

#define CAN_F7R1_FB12_Msk   (0x1UL << CAN_F7R1_FB12_Pos)

0x00001000

◆ CAN_F7R1_FB13

#define CAN_F7R1_FB13   CAN_F7R1_FB13_Msk

Filter bit 13

◆ CAN_F7R1_FB13_Msk

#define CAN_F7R1_FB13_Msk   (0x1UL << CAN_F7R1_FB13_Pos)

0x00002000

◆ CAN_F7R1_FB14

#define CAN_F7R1_FB14   CAN_F7R1_FB14_Msk

Filter bit 14

◆ CAN_F7R1_FB14_Msk

#define CAN_F7R1_FB14_Msk   (0x1UL << CAN_F7R1_FB14_Pos)

0x00004000

◆ CAN_F7R1_FB15

#define CAN_F7R1_FB15   CAN_F7R1_FB15_Msk

Filter bit 15

◆ CAN_F7R1_FB15_Msk

#define CAN_F7R1_FB15_Msk   (0x1UL << CAN_F7R1_FB15_Pos)

0x00008000

◆ CAN_F7R1_FB16

#define CAN_F7R1_FB16   CAN_F7R1_FB16_Msk

Filter bit 16

◆ CAN_F7R1_FB16_Msk

#define CAN_F7R1_FB16_Msk   (0x1UL << CAN_F7R1_FB16_Pos)

0x00010000

◆ CAN_F7R1_FB17

#define CAN_F7R1_FB17   CAN_F7R1_FB17_Msk

Filter bit 17

◆ CAN_F7R1_FB17_Msk

#define CAN_F7R1_FB17_Msk   (0x1UL << CAN_F7R1_FB17_Pos)

0x00020000

◆ CAN_F7R1_FB18

#define CAN_F7R1_FB18   CAN_F7R1_FB18_Msk

Filter bit 18

◆ CAN_F7R1_FB18_Msk

#define CAN_F7R1_FB18_Msk   (0x1UL << CAN_F7R1_FB18_Pos)

0x00040000

◆ CAN_F7R1_FB19

#define CAN_F7R1_FB19   CAN_F7R1_FB19_Msk

Filter bit 19

◆ CAN_F7R1_FB19_Msk

#define CAN_F7R1_FB19_Msk   (0x1UL << CAN_F7R1_FB19_Pos)

0x00080000

◆ CAN_F7R1_FB1_Msk

#define CAN_F7R1_FB1_Msk   (0x1UL << CAN_F7R1_FB1_Pos)

0x00000002

◆ CAN_F7R1_FB2

#define CAN_F7R1_FB2   CAN_F7R1_FB2_Msk

Filter bit 2

◆ CAN_F7R1_FB20

#define CAN_F7R1_FB20   CAN_F7R1_FB20_Msk

Filter bit 20

◆ CAN_F7R1_FB20_Msk

#define CAN_F7R1_FB20_Msk   (0x1UL << CAN_F7R1_FB20_Pos)

0x00100000

◆ CAN_F7R1_FB21

#define CAN_F7R1_FB21   CAN_F7R1_FB21_Msk

Filter bit 21

◆ CAN_F7R1_FB21_Msk

#define CAN_F7R1_FB21_Msk   (0x1UL << CAN_F7R1_FB21_Pos)

0x00200000

◆ CAN_F7R1_FB22

#define CAN_F7R1_FB22   CAN_F7R1_FB22_Msk

Filter bit 22

◆ CAN_F7R1_FB22_Msk

#define CAN_F7R1_FB22_Msk   (0x1UL << CAN_F7R1_FB22_Pos)

0x00400000

◆ CAN_F7R1_FB23

#define CAN_F7R1_FB23   CAN_F7R1_FB23_Msk

Filter bit 23

◆ CAN_F7R1_FB23_Msk

#define CAN_F7R1_FB23_Msk   (0x1UL << CAN_F7R1_FB23_Pos)

0x00800000

◆ CAN_F7R1_FB24

#define CAN_F7R1_FB24   CAN_F7R1_FB24_Msk

Filter bit 24

◆ CAN_F7R1_FB24_Msk

#define CAN_F7R1_FB24_Msk   (0x1UL << CAN_F7R1_FB24_Pos)

0x01000000

◆ CAN_F7R1_FB25

#define CAN_F7R1_FB25   CAN_F7R1_FB25_Msk

Filter bit 25

◆ CAN_F7R1_FB25_Msk

#define CAN_F7R1_FB25_Msk   (0x1UL << CAN_F7R1_FB25_Pos)

0x02000000

◆ CAN_F7R1_FB26

#define CAN_F7R1_FB26   CAN_F7R1_FB26_Msk

Filter bit 26

◆ CAN_F7R1_FB26_Msk

#define CAN_F7R1_FB26_Msk   (0x1UL << CAN_F7R1_FB26_Pos)

0x04000000

◆ CAN_F7R1_FB27

#define CAN_F7R1_FB27   CAN_F7R1_FB27_Msk

Filter bit 27

◆ CAN_F7R1_FB27_Msk

#define CAN_F7R1_FB27_Msk   (0x1UL << CAN_F7R1_FB27_Pos)

0x08000000

◆ CAN_F7R1_FB28

#define CAN_F7R1_FB28   CAN_F7R1_FB28_Msk

Filter bit 28

◆ CAN_F7R1_FB28_Msk

#define CAN_F7R1_FB28_Msk   (0x1UL << CAN_F7R1_FB28_Pos)

0x10000000

◆ CAN_F7R1_FB29

#define CAN_F7R1_FB29   CAN_F7R1_FB29_Msk

Filter bit 29

◆ CAN_F7R1_FB29_Msk

#define CAN_F7R1_FB29_Msk   (0x1UL << CAN_F7R1_FB29_Pos)

0x20000000

◆ CAN_F7R1_FB2_Msk

#define CAN_F7R1_FB2_Msk   (0x1UL << CAN_F7R1_FB2_Pos)

0x00000004

◆ CAN_F7R1_FB3

#define CAN_F7R1_FB3   CAN_F7R1_FB3_Msk

Filter bit 3

◆ CAN_F7R1_FB30

#define CAN_F7R1_FB30   CAN_F7R1_FB30_Msk

Filter bit 30

◆ CAN_F7R1_FB30_Msk

#define CAN_F7R1_FB30_Msk   (0x1UL << CAN_F7R1_FB30_Pos)

0x40000000

◆ CAN_F7R1_FB31

#define CAN_F7R1_FB31   CAN_F7R1_FB31_Msk

Filter bit 31

◆ CAN_F7R1_FB31_Msk

#define CAN_F7R1_FB31_Msk   (0x1UL << CAN_F7R1_FB31_Pos)

0x80000000

◆ CAN_F7R1_FB3_Msk

#define CAN_F7R1_FB3_Msk   (0x1UL << CAN_F7R1_FB3_Pos)

0x00000008

◆ CAN_F7R1_FB4

#define CAN_F7R1_FB4   CAN_F7R1_FB4_Msk

Filter bit 4

◆ CAN_F7R1_FB4_Msk

#define CAN_F7R1_FB4_Msk   (0x1UL << CAN_F7R1_FB4_Pos)

0x00000010

◆ CAN_F7R1_FB5

#define CAN_F7R1_FB5   CAN_F7R1_FB5_Msk

Filter bit 5

◆ CAN_F7R1_FB5_Msk

#define CAN_F7R1_FB5_Msk   (0x1UL << CAN_F7R1_FB5_Pos)

0x00000020

◆ CAN_F7R1_FB6

#define CAN_F7R1_FB6   CAN_F7R1_FB6_Msk

Filter bit 6

◆ CAN_F7R1_FB6_Msk

#define CAN_F7R1_FB6_Msk   (0x1UL << CAN_F7R1_FB6_Pos)

0x00000040

◆ CAN_F7R1_FB7

#define CAN_F7R1_FB7   CAN_F7R1_FB7_Msk

Filter bit 7

◆ CAN_F7R1_FB7_Msk

#define CAN_F7R1_FB7_Msk   (0x1UL << CAN_F7R1_FB7_Pos)

0x00000080

◆ CAN_F7R1_FB8

#define CAN_F7R1_FB8   CAN_F7R1_FB8_Msk

Filter bit 8

◆ CAN_F7R1_FB8_Msk

#define CAN_F7R1_FB8_Msk   (0x1UL << CAN_F7R1_FB8_Pos)

0x00000100

◆ CAN_F7R1_FB9

#define CAN_F7R1_FB9   CAN_F7R1_FB9_Msk

Filter bit 9

◆ CAN_F7R1_FB9_Msk

#define CAN_F7R1_FB9_Msk   (0x1UL << CAN_F7R1_FB9_Pos)

0x00000200

◆ CAN_F7R2_FB0

#define CAN_F7R2_FB0   CAN_F7R2_FB0_Msk

Filter bit 0

◆ CAN_F7R2_FB0_Msk

#define CAN_F7R2_FB0_Msk   (0x1UL << CAN_F7R2_FB0_Pos)

0x00000001

◆ CAN_F7R2_FB1

#define CAN_F7R2_FB1   CAN_F7R2_FB1_Msk

Filter bit 1

◆ CAN_F7R2_FB10

#define CAN_F7R2_FB10   CAN_F7R2_FB10_Msk

Filter bit 10

◆ CAN_F7R2_FB10_Msk

#define CAN_F7R2_FB10_Msk   (0x1UL << CAN_F7R2_FB10_Pos)

0x00000400

◆ CAN_F7R2_FB11

#define CAN_F7R2_FB11   CAN_F7R2_FB11_Msk

Filter bit 11

◆ CAN_F7R2_FB11_Msk

#define CAN_F7R2_FB11_Msk   (0x1UL << CAN_F7R2_FB11_Pos)

0x00000800

◆ CAN_F7R2_FB12

#define CAN_F7R2_FB12   CAN_F7R2_FB12_Msk

Filter bit 12

◆ CAN_F7R2_FB12_Msk

#define CAN_F7R2_FB12_Msk   (0x1UL << CAN_F7R2_FB12_Pos)

0x00001000

◆ CAN_F7R2_FB13

#define CAN_F7R2_FB13   CAN_F7R2_FB13_Msk

Filter bit 13

◆ CAN_F7R2_FB13_Msk

#define CAN_F7R2_FB13_Msk   (0x1UL << CAN_F7R2_FB13_Pos)

0x00002000

◆ CAN_F7R2_FB14

#define CAN_F7R2_FB14   CAN_F7R2_FB14_Msk

Filter bit 14

◆ CAN_F7R2_FB14_Msk

#define CAN_F7R2_FB14_Msk   (0x1UL << CAN_F7R2_FB14_Pos)

0x00004000

◆ CAN_F7R2_FB15

#define CAN_F7R2_FB15   CAN_F7R2_FB15_Msk

Filter bit 15

◆ CAN_F7R2_FB15_Msk

#define CAN_F7R2_FB15_Msk   (0x1UL << CAN_F7R2_FB15_Pos)

0x00008000

◆ CAN_F7R2_FB16

#define CAN_F7R2_FB16   CAN_F7R2_FB16_Msk

Filter bit 16

◆ CAN_F7R2_FB16_Msk

#define CAN_F7R2_FB16_Msk   (0x1UL << CAN_F7R2_FB16_Pos)

0x00010000

◆ CAN_F7R2_FB17

#define CAN_F7R2_FB17   CAN_F7R2_FB17_Msk

Filter bit 17

◆ CAN_F7R2_FB17_Msk

#define CAN_F7R2_FB17_Msk   (0x1UL << CAN_F7R2_FB17_Pos)

0x00020000

◆ CAN_F7R2_FB18

#define CAN_F7R2_FB18   CAN_F7R2_FB18_Msk

Filter bit 18

◆ CAN_F7R2_FB18_Msk

#define CAN_F7R2_FB18_Msk   (0x1UL << CAN_F7R2_FB18_Pos)

0x00040000

◆ CAN_F7R2_FB19

#define CAN_F7R2_FB19   CAN_F7R2_FB19_Msk

Filter bit 19

◆ CAN_F7R2_FB19_Msk

#define CAN_F7R2_FB19_Msk   (0x1UL << CAN_F7R2_FB19_Pos)

0x00080000

◆ CAN_F7R2_FB1_Msk

#define CAN_F7R2_FB1_Msk   (0x1UL << CAN_F7R2_FB1_Pos)

0x00000002

◆ CAN_F7R2_FB2

#define CAN_F7R2_FB2   CAN_F7R2_FB2_Msk

Filter bit 2

◆ CAN_F7R2_FB20

#define CAN_F7R2_FB20   CAN_F7R2_FB20_Msk

Filter bit 20

◆ CAN_F7R2_FB20_Msk

#define CAN_F7R2_FB20_Msk   (0x1UL << CAN_F7R2_FB20_Pos)

0x00100000

◆ CAN_F7R2_FB21

#define CAN_F7R2_FB21   CAN_F7R2_FB21_Msk

Filter bit 21

◆ CAN_F7R2_FB21_Msk

#define CAN_F7R2_FB21_Msk   (0x1UL << CAN_F7R2_FB21_Pos)

0x00200000

◆ CAN_F7R2_FB22

#define CAN_F7R2_FB22   CAN_F7R2_FB22_Msk

Filter bit 22

◆ CAN_F7R2_FB22_Msk

#define CAN_F7R2_FB22_Msk   (0x1UL << CAN_F7R2_FB22_Pos)

0x00400000

◆ CAN_F7R2_FB23

#define CAN_F7R2_FB23   CAN_F7R2_FB23_Msk

Filter bit 23

◆ CAN_F7R2_FB23_Msk

#define CAN_F7R2_FB23_Msk   (0x1UL << CAN_F7R2_FB23_Pos)

0x00800000

◆ CAN_F7R2_FB24

#define CAN_F7R2_FB24   CAN_F7R2_FB24_Msk

Filter bit 24

◆ CAN_F7R2_FB24_Msk

#define CAN_F7R2_FB24_Msk   (0x1UL << CAN_F7R2_FB24_Pos)

0x01000000

◆ CAN_F7R2_FB25

#define CAN_F7R2_FB25   CAN_F7R2_FB25_Msk

Filter bit 25

◆ CAN_F7R2_FB25_Msk

#define CAN_F7R2_FB25_Msk   (0x1UL << CAN_F7R2_FB25_Pos)

0x02000000

◆ CAN_F7R2_FB26

#define CAN_F7R2_FB26   CAN_F7R2_FB26_Msk

Filter bit 26

◆ CAN_F7R2_FB26_Msk

#define CAN_F7R2_FB26_Msk   (0x1UL << CAN_F7R2_FB26_Pos)

0x04000000

◆ CAN_F7R2_FB27

#define CAN_F7R2_FB27   CAN_F7R2_FB27_Msk

Filter bit 27

◆ CAN_F7R2_FB27_Msk

#define CAN_F7R2_FB27_Msk   (0x1UL << CAN_F7R2_FB27_Pos)

0x08000000

◆ CAN_F7R2_FB28

#define CAN_F7R2_FB28   CAN_F7R2_FB28_Msk

Filter bit 28

◆ CAN_F7R2_FB28_Msk

#define CAN_F7R2_FB28_Msk   (0x1UL << CAN_F7R2_FB28_Pos)

0x10000000

◆ CAN_F7R2_FB29

#define CAN_F7R2_FB29   CAN_F7R2_FB29_Msk

Filter bit 29

◆ CAN_F7R2_FB29_Msk

#define CAN_F7R2_FB29_Msk   (0x1UL << CAN_F7R2_FB29_Pos)

0x20000000

◆ CAN_F7R2_FB2_Msk

#define CAN_F7R2_FB2_Msk   (0x1UL << CAN_F7R2_FB2_Pos)

0x00000004

◆ CAN_F7R2_FB3

#define CAN_F7R2_FB3   CAN_F7R2_FB3_Msk

Filter bit 3

◆ CAN_F7R2_FB30

#define CAN_F7R2_FB30   CAN_F7R2_FB30_Msk

Filter bit 30

◆ CAN_F7R2_FB30_Msk

#define CAN_F7R2_FB30_Msk   (0x1UL << CAN_F7R2_FB30_Pos)

0x40000000

◆ CAN_F7R2_FB31

#define CAN_F7R2_FB31   CAN_F7R2_FB31_Msk

Filter bit 31

◆ CAN_F7R2_FB31_Msk

#define CAN_F7R2_FB31_Msk   (0x1UL << CAN_F7R2_FB31_Pos)

0x80000000

◆ CAN_F7R2_FB3_Msk

#define CAN_F7R2_FB3_Msk   (0x1UL << CAN_F7R2_FB3_Pos)

0x00000008

◆ CAN_F7R2_FB4

#define CAN_F7R2_FB4   CAN_F7R2_FB4_Msk

Filter bit 4

◆ CAN_F7R2_FB4_Msk

#define CAN_F7R2_FB4_Msk   (0x1UL << CAN_F7R2_FB4_Pos)

0x00000010

◆ CAN_F7R2_FB5

#define CAN_F7R2_FB5   CAN_F7R2_FB5_Msk

Filter bit 5

◆ CAN_F7R2_FB5_Msk

#define CAN_F7R2_FB5_Msk   (0x1UL << CAN_F7R2_FB5_Pos)

0x00000020

◆ CAN_F7R2_FB6

#define CAN_F7R2_FB6   CAN_F7R2_FB6_Msk

Filter bit 6

◆ CAN_F7R2_FB6_Msk

#define CAN_F7R2_FB6_Msk   (0x1UL << CAN_F7R2_FB6_Pos)

0x00000040

◆ CAN_F7R2_FB7

#define CAN_F7R2_FB7   CAN_F7R2_FB7_Msk

Filter bit 7

◆ CAN_F7R2_FB7_Msk

#define CAN_F7R2_FB7_Msk   (0x1UL << CAN_F7R2_FB7_Pos)

0x00000080

◆ CAN_F7R2_FB8

#define CAN_F7R2_FB8   CAN_F7R2_FB8_Msk

Filter bit 8

◆ CAN_F7R2_FB8_Msk

#define CAN_F7R2_FB8_Msk   (0x1UL << CAN_F7R2_FB8_Pos)

0x00000100

◆ CAN_F7R2_FB9

#define CAN_F7R2_FB9   CAN_F7R2_FB9_Msk

Filter bit 9

◆ CAN_F7R2_FB9_Msk

#define CAN_F7R2_FB9_Msk   (0x1UL << CAN_F7R2_FB9_Pos)

0x00000200

◆ CAN_F8R1_FB0

#define CAN_F8R1_FB0   CAN_F8R1_FB0_Msk

Filter bit 0

◆ CAN_F8R1_FB0_Msk

#define CAN_F8R1_FB0_Msk   (0x1UL << CAN_F8R1_FB0_Pos)

0x00000001

◆ CAN_F8R1_FB1

#define CAN_F8R1_FB1   CAN_F8R1_FB1_Msk

Filter bit 1

◆ CAN_F8R1_FB10

#define CAN_F8R1_FB10   CAN_F8R1_FB10_Msk

Filter bit 10

◆ CAN_F8R1_FB10_Msk

#define CAN_F8R1_FB10_Msk   (0x1UL << CAN_F8R1_FB10_Pos)

0x00000400

◆ CAN_F8R1_FB11

#define CAN_F8R1_FB11   CAN_F8R1_FB11_Msk

Filter bit 11

◆ CAN_F8R1_FB11_Msk

#define CAN_F8R1_FB11_Msk   (0x1UL << CAN_F8R1_FB11_Pos)

0x00000800

◆ CAN_F8R1_FB12

#define CAN_F8R1_FB12   CAN_F8R1_FB12_Msk

Filter bit 12

◆ CAN_F8R1_FB12_Msk

#define CAN_F8R1_FB12_Msk   (0x1UL << CAN_F8R1_FB12_Pos)

0x00001000

◆ CAN_F8R1_FB13

#define CAN_F8R1_FB13   CAN_F8R1_FB13_Msk

Filter bit 13

◆ CAN_F8R1_FB13_Msk

#define CAN_F8R1_FB13_Msk   (0x1UL << CAN_F8R1_FB13_Pos)

0x00002000

◆ CAN_F8R1_FB14

#define CAN_F8R1_FB14   CAN_F8R1_FB14_Msk

Filter bit 14

◆ CAN_F8R1_FB14_Msk

#define CAN_F8R1_FB14_Msk   (0x1UL << CAN_F8R1_FB14_Pos)

0x00004000

◆ CAN_F8R1_FB15

#define CAN_F8R1_FB15   CAN_F8R1_FB15_Msk

Filter bit 15

◆ CAN_F8R1_FB15_Msk

#define CAN_F8R1_FB15_Msk   (0x1UL << CAN_F8R1_FB15_Pos)

0x00008000

◆ CAN_F8R1_FB16

#define CAN_F8R1_FB16   CAN_F8R1_FB16_Msk

Filter bit 16

◆ CAN_F8R1_FB16_Msk

#define CAN_F8R1_FB16_Msk   (0x1UL << CAN_F8R1_FB16_Pos)

0x00010000

◆ CAN_F8R1_FB17

#define CAN_F8R1_FB17   CAN_F8R1_FB17_Msk

Filter bit 17

◆ CAN_F8R1_FB17_Msk

#define CAN_F8R1_FB17_Msk   (0x1UL << CAN_F8R1_FB17_Pos)

0x00020000

◆ CAN_F8R1_FB18

#define CAN_F8R1_FB18   CAN_F8R1_FB18_Msk

Filter bit 18

◆ CAN_F8R1_FB18_Msk

#define CAN_F8R1_FB18_Msk   (0x1UL << CAN_F8R1_FB18_Pos)

0x00040000

◆ CAN_F8R1_FB19

#define CAN_F8R1_FB19   CAN_F8R1_FB19_Msk

Filter bit 19

◆ CAN_F8R1_FB19_Msk

#define CAN_F8R1_FB19_Msk   (0x1UL << CAN_F8R1_FB19_Pos)

0x00080000

◆ CAN_F8R1_FB1_Msk

#define CAN_F8R1_FB1_Msk   (0x1UL << CAN_F8R1_FB1_Pos)

0x00000002

◆ CAN_F8R1_FB2

#define CAN_F8R1_FB2   CAN_F8R1_FB2_Msk

Filter bit 2

◆ CAN_F8R1_FB20

#define CAN_F8R1_FB20   CAN_F8R1_FB20_Msk

Filter bit 20

◆ CAN_F8R1_FB20_Msk

#define CAN_F8R1_FB20_Msk   (0x1UL << CAN_F8R1_FB20_Pos)

0x00100000

◆ CAN_F8R1_FB21

#define CAN_F8R1_FB21   CAN_F8R1_FB21_Msk

Filter bit 21

◆ CAN_F8R1_FB21_Msk

#define CAN_F8R1_FB21_Msk   (0x1UL << CAN_F8R1_FB21_Pos)

0x00200000

◆ CAN_F8R1_FB22

#define CAN_F8R1_FB22   CAN_F8R1_FB22_Msk

Filter bit 22

◆ CAN_F8R1_FB22_Msk

#define CAN_F8R1_FB22_Msk   (0x1UL << CAN_F8R1_FB22_Pos)

0x00400000

◆ CAN_F8R1_FB23

#define CAN_F8R1_FB23   CAN_F8R1_FB23_Msk

Filter bit 23

◆ CAN_F8R1_FB23_Msk

#define CAN_F8R1_FB23_Msk   (0x1UL << CAN_F8R1_FB23_Pos)

0x00800000

◆ CAN_F8R1_FB24

#define CAN_F8R1_FB24   CAN_F8R1_FB24_Msk

Filter bit 24

◆ CAN_F8R1_FB24_Msk

#define CAN_F8R1_FB24_Msk   (0x1UL << CAN_F8R1_FB24_Pos)

0x01000000

◆ CAN_F8R1_FB25

#define CAN_F8R1_FB25   CAN_F8R1_FB25_Msk

Filter bit 25

◆ CAN_F8R1_FB25_Msk

#define CAN_F8R1_FB25_Msk   (0x1UL << CAN_F8R1_FB25_Pos)

0x02000000

◆ CAN_F8R1_FB26

#define CAN_F8R1_FB26   CAN_F8R1_FB26_Msk

Filter bit 26

◆ CAN_F8R1_FB26_Msk

#define CAN_F8R1_FB26_Msk   (0x1UL << CAN_F8R1_FB26_Pos)

0x04000000

◆ CAN_F8R1_FB27

#define CAN_F8R1_FB27   CAN_F8R1_FB27_Msk

Filter bit 27

◆ CAN_F8R1_FB27_Msk

#define CAN_F8R1_FB27_Msk   (0x1UL << CAN_F8R1_FB27_Pos)

0x08000000

◆ CAN_F8R1_FB28

#define CAN_F8R1_FB28   CAN_F8R1_FB28_Msk

Filter bit 28

◆ CAN_F8R1_FB28_Msk

#define CAN_F8R1_FB28_Msk   (0x1UL << CAN_F8R1_FB28_Pos)

0x10000000

◆ CAN_F8R1_FB29

#define CAN_F8R1_FB29   CAN_F8R1_FB29_Msk

Filter bit 29

◆ CAN_F8R1_FB29_Msk

#define CAN_F8R1_FB29_Msk   (0x1UL << CAN_F8R1_FB29_Pos)

0x20000000

◆ CAN_F8R1_FB2_Msk

#define CAN_F8R1_FB2_Msk   (0x1UL << CAN_F8R1_FB2_Pos)

0x00000004

◆ CAN_F8R1_FB3

#define CAN_F8R1_FB3   CAN_F8R1_FB3_Msk

Filter bit 3

◆ CAN_F8R1_FB30

#define CAN_F8R1_FB30   CAN_F8R1_FB30_Msk

Filter bit 30

◆ CAN_F8R1_FB30_Msk

#define CAN_F8R1_FB30_Msk   (0x1UL << CAN_F8R1_FB30_Pos)

0x40000000

◆ CAN_F8R1_FB31

#define CAN_F8R1_FB31   CAN_F8R1_FB31_Msk

Filter bit 31

◆ CAN_F8R1_FB31_Msk

#define CAN_F8R1_FB31_Msk   (0x1UL << CAN_F8R1_FB31_Pos)

0x80000000

◆ CAN_F8R1_FB3_Msk

#define CAN_F8R1_FB3_Msk   (0x1UL << CAN_F8R1_FB3_Pos)

0x00000008

◆ CAN_F8R1_FB4

#define CAN_F8R1_FB4   CAN_F8R1_FB4_Msk

Filter bit 4

◆ CAN_F8R1_FB4_Msk

#define CAN_F8R1_FB4_Msk   (0x1UL << CAN_F8R1_FB4_Pos)

0x00000010

◆ CAN_F8R1_FB5

#define CAN_F8R1_FB5   CAN_F8R1_FB5_Msk

Filter bit 5

◆ CAN_F8R1_FB5_Msk

#define CAN_F8R1_FB5_Msk   (0x1UL << CAN_F8R1_FB5_Pos)

0x00000020

◆ CAN_F8R1_FB6

#define CAN_F8R1_FB6   CAN_F8R1_FB6_Msk

Filter bit 6

◆ CAN_F8R1_FB6_Msk

#define CAN_F8R1_FB6_Msk   (0x1UL << CAN_F8R1_FB6_Pos)

0x00000040

◆ CAN_F8R1_FB7

#define CAN_F8R1_FB7   CAN_F8R1_FB7_Msk

Filter bit 7

◆ CAN_F8R1_FB7_Msk

#define CAN_F8R1_FB7_Msk   (0x1UL << CAN_F8R1_FB7_Pos)

0x00000080

◆ CAN_F8R1_FB8

#define CAN_F8R1_FB8   CAN_F8R1_FB8_Msk

Filter bit 8

◆ CAN_F8R1_FB8_Msk

#define CAN_F8R1_FB8_Msk   (0x1UL << CAN_F8R1_FB8_Pos)

0x00000100

◆ CAN_F8R1_FB9

#define CAN_F8R1_FB9   CAN_F8R1_FB9_Msk

Filter bit 9

◆ CAN_F8R1_FB9_Msk

#define CAN_F8R1_FB9_Msk   (0x1UL << CAN_F8R1_FB9_Pos)

0x00000200

◆ CAN_F8R2_FB0

#define CAN_F8R2_FB0   CAN_F8R2_FB0_Msk

Filter bit 0

◆ CAN_F8R2_FB0_Msk

#define CAN_F8R2_FB0_Msk   (0x1UL << CAN_F8R2_FB0_Pos)

0x00000001

◆ CAN_F8R2_FB1

#define CAN_F8R2_FB1   CAN_F8R2_FB1_Msk

Filter bit 1

◆ CAN_F8R2_FB10

#define CAN_F8R2_FB10   CAN_F8R2_FB10_Msk

Filter bit 10

◆ CAN_F8R2_FB10_Msk

#define CAN_F8R2_FB10_Msk   (0x1UL << CAN_F8R2_FB10_Pos)

0x00000400

◆ CAN_F8R2_FB11

#define CAN_F8R2_FB11   CAN_F8R2_FB11_Msk

Filter bit 11

◆ CAN_F8R2_FB11_Msk

#define CAN_F8R2_FB11_Msk   (0x1UL << CAN_F8R2_FB11_Pos)

0x00000800

◆ CAN_F8R2_FB12

#define CAN_F8R2_FB12   CAN_F8R2_FB12_Msk

Filter bit 12

◆ CAN_F8R2_FB12_Msk

#define CAN_F8R2_FB12_Msk   (0x1UL << CAN_F8R2_FB12_Pos)

0x00001000

◆ CAN_F8R2_FB13

#define CAN_F8R2_FB13   CAN_F8R2_FB13_Msk

Filter bit 13

◆ CAN_F8R2_FB13_Msk

#define CAN_F8R2_FB13_Msk   (0x1UL << CAN_F8R2_FB13_Pos)

0x00002000

◆ CAN_F8R2_FB14

#define CAN_F8R2_FB14   CAN_F8R2_FB14_Msk

Filter bit 14

◆ CAN_F8R2_FB14_Msk

#define CAN_F8R2_FB14_Msk   (0x1UL << CAN_F8R2_FB14_Pos)

0x00004000

◆ CAN_F8R2_FB15

#define CAN_F8R2_FB15   CAN_F8R2_FB15_Msk

Filter bit 15

◆ CAN_F8R2_FB15_Msk

#define CAN_F8R2_FB15_Msk   (0x1UL << CAN_F8R2_FB15_Pos)

0x00008000

◆ CAN_F8R2_FB16

#define CAN_F8R2_FB16   CAN_F8R2_FB16_Msk

Filter bit 16

◆ CAN_F8R2_FB16_Msk

#define CAN_F8R2_FB16_Msk   (0x1UL << CAN_F8R2_FB16_Pos)

0x00010000

◆ CAN_F8R2_FB17

#define CAN_F8R2_FB17   CAN_F8R2_FB17_Msk

Filter bit 17

◆ CAN_F8R2_FB17_Msk

#define CAN_F8R2_FB17_Msk   (0x1UL << CAN_F8R2_FB17_Pos)

0x00020000

◆ CAN_F8R2_FB18

#define CAN_F8R2_FB18   CAN_F8R2_FB18_Msk

Filter bit 18

◆ CAN_F8R2_FB18_Msk

#define CAN_F8R2_FB18_Msk   (0x1UL << CAN_F8R2_FB18_Pos)

0x00040000

◆ CAN_F8R2_FB19

#define CAN_F8R2_FB19   CAN_F8R2_FB19_Msk

Filter bit 19

◆ CAN_F8R2_FB19_Msk

#define CAN_F8R2_FB19_Msk   (0x1UL << CAN_F8R2_FB19_Pos)

0x00080000

◆ CAN_F8R2_FB1_Msk

#define CAN_F8R2_FB1_Msk   (0x1UL << CAN_F8R2_FB1_Pos)

0x00000002

◆ CAN_F8R2_FB2

#define CAN_F8R2_FB2   CAN_F8R2_FB2_Msk

Filter bit 2

◆ CAN_F8R2_FB20

#define CAN_F8R2_FB20   CAN_F8R2_FB20_Msk

Filter bit 20

◆ CAN_F8R2_FB20_Msk

#define CAN_F8R2_FB20_Msk   (0x1UL << CAN_F8R2_FB20_Pos)

0x00100000

◆ CAN_F8R2_FB21

#define CAN_F8R2_FB21   CAN_F8R2_FB21_Msk

Filter bit 21

◆ CAN_F8R2_FB21_Msk

#define CAN_F8R2_FB21_Msk   (0x1UL << CAN_F8R2_FB21_Pos)

0x00200000

◆ CAN_F8R2_FB22

#define CAN_F8R2_FB22   CAN_F8R2_FB22_Msk

Filter bit 22

◆ CAN_F8R2_FB22_Msk

#define CAN_F8R2_FB22_Msk   (0x1UL << CAN_F8R2_FB22_Pos)

0x00400000

◆ CAN_F8R2_FB23

#define CAN_F8R2_FB23   CAN_F8R2_FB23_Msk

Filter bit 23

◆ CAN_F8R2_FB23_Msk

#define CAN_F8R2_FB23_Msk   (0x1UL << CAN_F8R2_FB23_Pos)

0x00800000

◆ CAN_F8R2_FB24

#define CAN_F8R2_FB24   CAN_F8R2_FB24_Msk

Filter bit 24

◆ CAN_F8R2_FB24_Msk

#define CAN_F8R2_FB24_Msk   (0x1UL << CAN_F8R2_FB24_Pos)

0x01000000

◆ CAN_F8R2_FB25

#define CAN_F8R2_FB25   CAN_F8R2_FB25_Msk

Filter bit 25

◆ CAN_F8R2_FB25_Msk

#define CAN_F8R2_FB25_Msk   (0x1UL << CAN_F8R2_FB25_Pos)

0x02000000

◆ CAN_F8R2_FB26

#define CAN_F8R2_FB26   CAN_F8R2_FB26_Msk

Filter bit 26

◆ CAN_F8R2_FB26_Msk

#define CAN_F8R2_FB26_Msk   (0x1UL << CAN_F8R2_FB26_Pos)

0x04000000

◆ CAN_F8R2_FB27

#define CAN_F8R2_FB27   CAN_F8R2_FB27_Msk

Filter bit 27

◆ CAN_F8R2_FB27_Msk

#define CAN_F8R2_FB27_Msk   (0x1UL << CAN_F8R2_FB27_Pos)

0x08000000

◆ CAN_F8R2_FB28

#define CAN_F8R2_FB28   CAN_F8R2_FB28_Msk

Filter bit 28

◆ CAN_F8R2_FB28_Msk

#define CAN_F8R2_FB28_Msk   (0x1UL << CAN_F8R2_FB28_Pos)

0x10000000

◆ CAN_F8R2_FB29

#define CAN_F8R2_FB29   CAN_F8R2_FB29_Msk

Filter bit 29

◆ CAN_F8R2_FB29_Msk

#define CAN_F8R2_FB29_Msk   (0x1UL << CAN_F8R2_FB29_Pos)

0x20000000

◆ CAN_F8R2_FB2_Msk

#define CAN_F8R2_FB2_Msk   (0x1UL << CAN_F8R2_FB2_Pos)

0x00000004

◆ CAN_F8R2_FB3

#define CAN_F8R2_FB3   CAN_F8R2_FB3_Msk

Filter bit 3

◆ CAN_F8R2_FB30

#define CAN_F8R2_FB30   CAN_F8R2_FB30_Msk

Filter bit 30

◆ CAN_F8R2_FB30_Msk

#define CAN_F8R2_FB30_Msk   (0x1UL << CAN_F8R2_FB30_Pos)

0x40000000

◆ CAN_F8R2_FB31

#define CAN_F8R2_FB31   CAN_F8R2_FB31_Msk

Filter bit 31

◆ CAN_F8R2_FB31_Msk

#define CAN_F8R2_FB31_Msk   (0x1UL << CAN_F8R2_FB31_Pos)

0x80000000

◆ CAN_F8R2_FB3_Msk

#define CAN_F8R2_FB3_Msk   (0x1UL << CAN_F8R2_FB3_Pos)

0x00000008

◆ CAN_F8R2_FB4

#define CAN_F8R2_FB4   CAN_F8R2_FB4_Msk

Filter bit 4

◆ CAN_F8R2_FB4_Msk

#define CAN_F8R2_FB4_Msk   (0x1UL << CAN_F8R2_FB4_Pos)

0x00000010

◆ CAN_F8R2_FB5

#define CAN_F8R2_FB5   CAN_F8R2_FB5_Msk

Filter bit 5

◆ CAN_F8R2_FB5_Msk

#define CAN_F8R2_FB5_Msk   (0x1UL << CAN_F8R2_FB5_Pos)

0x00000020

◆ CAN_F8R2_FB6

#define CAN_F8R2_FB6   CAN_F8R2_FB6_Msk

Filter bit 6

◆ CAN_F8R2_FB6_Msk

#define CAN_F8R2_FB6_Msk   (0x1UL << CAN_F8R2_FB6_Pos)

0x00000040

◆ CAN_F8R2_FB7

#define CAN_F8R2_FB7   CAN_F8R2_FB7_Msk

Filter bit 7

◆ CAN_F8R2_FB7_Msk

#define CAN_F8R2_FB7_Msk   (0x1UL << CAN_F8R2_FB7_Pos)

0x00000080

◆ CAN_F8R2_FB8

#define CAN_F8R2_FB8   CAN_F8R2_FB8_Msk

Filter bit 8

◆ CAN_F8R2_FB8_Msk

#define CAN_F8R2_FB8_Msk   (0x1UL << CAN_F8R2_FB8_Pos)

0x00000100

◆ CAN_F8R2_FB9

#define CAN_F8R2_FB9   CAN_F8R2_FB9_Msk

Filter bit 9

◆ CAN_F8R2_FB9_Msk

#define CAN_F8R2_FB9_Msk   (0x1UL << CAN_F8R2_FB9_Pos)

0x00000200

◆ CAN_F9R1_FB0

#define CAN_F9R1_FB0   CAN_F9R1_FB0_Msk

Filter bit 0

◆ CAN_F9R1_FB0_Msk

#define CAN_F9R1_FB0_Msk   (0x1UL << CAN_F9R1_FB0_Pos)

0x00000001

◆ CAN_F9R1_FB1

#define CAN_F9R1_FB1   CAN_F9R1_FB1_Msk

Filter bit 1

◆ CAN_F9R1_FB10

#define CAN_F9R1_FB10   CAN_F9R1_FB10_Msk

Filter bit 10

◆ CAN_F9R1_FB10_Msk

#define CAN_F9R1_FB10_Msk   (0x1UL << CAN_F9R1_FB10_Pos)

0x00000400

◆ CAN_F9R1_FB11

#define CAN_F9R1_FB11   CAN_F9R1_FB11_Msk

Filter bit 11

◆ CAN_F9R1_FB11_Msk

#define CAN_F9R1_FB11_Msk   (0x1UL << CAN_F9R1_FB11_Pos)

0x00000800

◆ CAN_F9R1_FB12

#define CAN_F9R1_FB12   CAN_F9R1_FB12_Msk

Filter bit 12

◆ CAN_F9R1_FB12_Msk

#define CAN_F9R1_FB12_Msk   (0x1UL << CAN_F9R1_FB12_Pos)

0x00001000

◆ CAN_F9R1_FB13

#define CAN_F9R1_FB13   CAN_F9R1_FB13_Msk

Filter bit 13

◆ CAN_F9R1_FB13_Msk

#define CAN_F9R1_FB13_Msk   (0x1UL << CAN_F9R1_FB13_Pos)

0x00002000

◆ CAN_F9R1_FB14

#define CAN_F9R1_FB14   CAN_F9R1_FB14_Msk

Filter bit 14

◆ CAN_F9R1_FB14_Msk

#define CAN_F9R1_FB14_Msk   (0x1UL << CAN_F9R1_FB14_Pos)

0x00004000

◆ CAN_F9R1_FB15

#define CAN_F9R1_FB15   CAN_F9R1_FB15_Msk

Filter bit 15

◆ CAN_F9R1_FB15_Msk

#define CAN_F9R1_FB15_Msk   (0x1UL << CAN_F9R1_FB15_Pos)

0x00008000

◆ CAN_F9R1_FB16

#define CAN_F9R1_FB16   CAN_F9R1_FB16_Msk

Filter bit 16

◆ CAN_F9R1_FB16_Msk

#define CAN_F9R1_FB16_Msk   (0x1UL << CAN_F9R1_FB16_Pos)

0x00010000

◆ CAN_F9R1_FB17

#define CAN_F9R1_FB17   CAN_F9R1_FB17_Msk

Filter bit 17

◆ CAN_F9R1_FB17_Msk

#define CAN_F9R1_FB17_Msk   (0x1UL << CAN_F9R1_FB17_Pos)

0x00020000

◆ CAN_F9R1_FB18

#define CAN_F9R1_FB18   CAN_F9R1_FB18_Msk

Filter bit 18

◆ CAN_F9R1_FB18_Msk

#define CAN_F9R1_FB18_Msk   (0x1UL << CAN_F9R1_FB18_Pos)

0x00040000

◆ CAN_F9R1_FB19

#define CAN_F9R1_FB19   CAN_F9R1_FB19_Msk

Filter bit 19

◆ CAN_F9R1_FB19_Msk

#define CAN_F9R1_FB19_Msk   (0x1UL << CAN_F9R1_FB19_Pos)

0x00080000

◆ CAN_F9R1_FB1_Msk

#define CAN_F9R1_FB1_Msk   (0x1UL << CAN_F9R1_FB1_Pos)

0x00000002

◆ CAN_F9R1_FB2

#define CAN_F9R1_FB2   CAN_F9R1_FB2_Msk

Filter bit 2

◆ CAN_F9R1_FB20

#define CAN_F9R1_FB20   CAN_F9R1_FB20_Msk

Filter bit 20

◆ CAN_F9R1_FB20_Msk

#define CAN_F9R1_FB20_Msk   (0x1UL << CAN_F9R1_FB20_Pos)

0x00100000

◆ CAN_F9R1_FB21

#define CAN_F9R1_FB21   CAN_F9R1_FB21_Msk

Filter bit 21

◆ CAN_F9R1_FB21_Msk

#define CAN_F9R1_FB21_Msk   (0x1UL << CAN_F9R1_FB21_Pos)

0x00200000

◆ CAN_F9R1_FB22

#define CAN_F9R1_FB22   CAN_F9R1_FB22_Msk

Filter bit 22

◆ CAN_F9R1_FB22_Msk

#define CAN_F9R1_FB22_Msk   (0x1UL << CAN_F9R1_FB22_Pos)

0x00400000

◆ CAN_F9R1_FB23

#define CAN_F9R1_FB23   CAN_F9R1_FB23_Msk

Filter bit 23

◆ CAN_F9R1_FB23_Msk

#define CAN_F9R1_FB23_Msk   (0x1UL << CAN_F9R1_FB23_Pos)

0x00800000

◆ CAN_F9R1_FB24

#define CAN_F9R1_FB24   CAN_F9R1_FB24_Msk

Filter bit 24

◆ CAN_F9R1_FB24_Msk

#define CAN_F9R1_FB24_Msk   (0x1UL << CAN_F9R1_FB24_Pos)

0x01000000

◆ CAN_F9R1_FB25

#define CAN_F9R1_FB25   CAN_F9R1_FB25_Msk

Filter bit 25

◆ CAN_F9R1_FB25_Msk

#define CAN_F9R1_FB25_Msk   (0x1UL << CAN_F9R1_FB25_Pos)

0x02000000

◆ CAN_F9R1_FB26

#define CAN_F9R1_FB26   CAN_F9R1_FB26_Msk

Filter bit 26

◆ CAN_F9R1_FB26_Msk

#define CAN_F9R1_FB26_Msk   (0x1UL << CAN_F9R1_FB26_Pos)

0x04000000

◆ CAN_F9R1_FB27

#define CAN_F9R1_FB27   CAN_F9R1_FB27_Msk

Filter bit 27

◆ CAN_F9R1_FB27_Msk

#define CAN_F9R1_FB27_Msk   (0x1UL << CAN_F9R1_FB27_Pos)

0x08000000

◆ CAN_F9R1_FB28

#define CAN_F9R1_FB28   CAN_F9R1_FB28_Msk

Filter bit 28

◆ CAN_F9R1_FB28_Msk

#define CAN_F9R1_FB28_Msk   (0x1UL << CAN_F9R1_FB28_Pos)

0x10000000

◆ CAN_F9R1_FB29

#define CAN_F9R1_FB29   CAN_F9R1_FB29_Msk

Filter bit 29

◆ CAN_F9R1_FB29_Msk

#define CAN_F9R1_FB29_Msk   (0x1UL << CAN_F9R1_FB29_Pos)

0x20000000

◆ CAN_F9R1_FB2_Msk

#define CAN_F9R1_FB2_Msk   (0x1UL << CAN_F9R1_FB2_Pos)

0x00000004

◆ CAN_F9R1_FB3

#define CAN_F9R1_FB3   CAN_F9R1_FB3_Msk

Filter bit 3

◆ CAN_F9R1_FB30

#define CAN_F9R1_FB30   CAN_F9R1_FB30_Msk

Filter bit 30

◆ CAN_F9R1_FB30_Msk

#define CAN_F9R1_FB30_Msk   (0x1UL << CAN_F9R1_FB30_Pos)

0x40000000

◆ CAN_F9R1_FB31

#define CAN_F9R1_FB31   CAN_F9R1_FB31_Msk

Filter bit 31

◆ CAN_F9R1_FB31_Msk

#define CAN_F9R1_FB31_Msk   (0x1UL << CAN_F9R1_FB31_Pos)

0x80000000

◆ CAN_F9R1_FB3_Msk

#define CAN_F9R1_FB3_Msk   (0x1UL << CAN_F9R1_FB3_Pos)

0x00000008

◆ CAN_F9R1_FB4

#define CAN_F9R1_FB4   CAN_F9R1_FB4_Msk

Filter bit 4

◆ CAN_F9R1_FB4_Msk

#define CAN_F9R1_FB4_Msk   (0x1UL << CAN_F9R1_FB4_Pos)

0x00000010

◆ CAN_F9R1_FB5

#define CAN_F9R1_FB5   CAN_F9R1_FB5_Msk

Filter bit 5

◆ CAN_F9R1_FB5_Msk

#define CAN_F9R1_FB5_Msk   (0x1UL << CAN_F9R1_FB5_Pos)

0x00000020

◆ CAN_F9R1_FB6

#define CAN_F9R1_FB6   CAN_F9R1_FB6_Msk

Filter bit 6

◆ CAN_F9R1_FB6_Msk

#define CAN_F9R1_FB6_Msk   (0x1UL << CAN_F9R1_FB6_Pos)

0x00000040

◆ CAN_F9R1_FB7

#define CAN_F9R1_FB7   CAN_F9R1_FB7_Msk

Filter bit 7

◆ CAN_F9R1_FB7_Msk

#define CAN_F9R1_FB7_Msk   (0x1UL << CAN_F9R1_FB7_Pos)

0x00000080

◆ CAN_F9R1_FB8

#define CAN_F9R1_FB8   CAN_F9R1_FB8_Msk

Filter bit 8

◆ CAN_F9R1_FB8_Msk

#define CAN_F9R1_FB8_Msk   (0x1UL << CAN_F9R1_FB8_Pos)

0x00000100

◆ CAN_F9R1_FB9

#define CAN_F9R1_FB9   CAN_F9R1_FB9_Msk

Filter bit 9

◆ CAN_F9R1_FB9_Msk

#define CAN_F9R1_FB9_Msk   (0x1UL << CAN_F9R1_FB9_Pos)

0x00000200

◆ CAN_F9R2_FB0

#define CAN_F9R2_FB0   CAN_F9R2_FB0_Msk

Filter bit 0

◆ CAN_F9R2_FB0_Msk

#define CAN_F9R2_FB0_Msk   (0x1UL << CAN_F9R2_FB0_Pos)

0x00000001

◆ CAN_F9R2_FB1

#define CAN_F9R2_FB1   CAN_F9R2_FB1_Msk

Filter bit 1

◆ CAN_F9R2_FB10

#define CAN_F9R2_FB10   CAN_F9R2_FB10_Msk

Filter bit 10

◆ CAN_F9R2_FB10_Msk

#define CAN_F9R2_FB10_Msk   (0x1UL << CAN_F9R2_FB10_Pos)

0x00000400

◆ CAN_F9R2_FB11

#define CAN_F9R2_FB11   CAN_F9R2_FB11_Msk

Filter bit 11

◆ CAN_F9R2_FB11_Msk

#define CAN_F9R2_FB11_Msk   (0x1UL << CAN_F9R2_FB11_Pos)

0x00000800

◆ CAN_F9R2_FB12

#define CAN_F9R2_FB12   CAN_F9R2_FB12_Msk

Filter bit 12

◆ CAN_F9R2_FB12_Msk

#define CAN_F9R2_FB12_Msk   (0x1UL << CAN_F9R2_FB12_Pos)

0x00001000

◆ CAN_F9R2_FB13

#define CAN_F9R2_FB13   CAN_F9R2_FB13_Msk

Filter bit 13

◆ CAN_F9R2_FB13_Msk

#define CAN_F9R2_FB13_Msk   (0x1UL << CAN_F9R2_FB13_Pos)

0x00002000

◆ CAN_F9R2_FB14

#define CAN_F9R2_FB14   CAN_F9R2_FB14_Msk

Filter bit 14

◆ CAN_F9R2_FB14_Msk

#define CAN_F9R2_FB14_Msk   (0x1UL << CAN_F9R2_FB14_Pos)

0x00004000

◆ CAN_F9R2_FB15

#define CAN_F9R2_FB15   CAN_F9R2_FB15_Msk

Filter bit 15

◆ CAN_F9R2_FB15_Msk

#define CAN_F9R2_FB15_Msk   (0x1UL << CAN_F9R2_FB15_Pos)

0x00008000

◆ CAN_F9R2_FB16

#define CAN_F9R2_FB16   CAN_F9R2_FB16_Msk

Filter bit 16

◆ CAN_F9R2_FB16_Msk

#define CAN_F9R2_FB16_Msk   (0x1UL << CAN_F9R2_FB16_Pos)

0x00010000

◆ CAN_F9R2_FB17

#define CAN_F9R2_FB17   CAN_F9R2_FB17_Msk

Filter bit 17

◆ CAN_F9R2_FB17_Msk

#define CAN_F9R2_FB17_Msk   (0x1UL << CAN_F9R2_FB17_Pos)

0x00020000

◆ CAN_F9R2_FB18

#define CAN_F9R2_FB18   CAN_F9R2_FB18_Msk

Filter bit 18

◆ CAN_F9R2_FB18_Msk

#define CAN_F9R2_FB18_Msk   (0x1UL << CAN_F9R2_FB18_Pos)

0x00040000

◆ CAN_F9R2_FB19

#define CAN_F9R2_FB19   CAN_F9R2_FB19_Msk

Filter bit 19

◆ CAN_F9R2_FB19_Msk

#define CAN_F9R2_FB19_Msk   (0x1UL << CAN_F9R2_FB19_Pos)

0x00080000

◆ CAN_F9R2_FB1_Msk

#define CAN_F9R2_FB1_Msk   (0x1UL << CAN_F9R2_FB1_Pos)

0x00000002

◆ CAN_F9R2_FB2

#define CAN_F9R2_FB2   CAN_F9R2_FB2_Msk

Filter bit 2

◆ CAN_F9R2_FB20

#define CAN_F9R2_FB20   CAN_F9R2_FB20_Msk

Filter bit 20

◆ CAN_F9R2_FB20_Msk

#define CAN_F9R2_FB20_Msk   (0x1UL << CAN_F9R2_FB20_Pos)

0x00100000

◆ CAN_F9R2_FB21

#define CAN_F9R2_FB21   CAN_F9R2_FB21_Msk

Filter bit 21

◆ CAN_F9R2_FB21_Msk

#define CAN_F9R2_FB21_Msk   (0x1UL << CAN_F9R2_FB21_Pos)

0x00200000

◆ CAN_F9R2_FB22

#define CAN_F9R2_FB22   CAN_F9R2_FB22_Msk

Filter bit 22

◆ CAN_F9R2_FB22_Msk

#define CAN_F9R2_FB22_Msk   (0x1UL << CAN_F9R2_FB22_Pos)

0x00400000

◆ CAN_F9R2_FB23

#define CAN_F9R2_FB23   CAN_F9R2_FB23_Msk

Filter bit 23

◆ CAN_F9R2_FB23_Msk

#define CAN_F9R2_FB23_Msk   (0x1UL << CAN_F9R2_FB23_Pos)

0x00800000

◆ CAN_F9R2_FB24

#define CAN_F9R2_FB24   CAN_F9R2_FB24_Msk

Filter bit 24

◆ CAN_F9R2_FB24_Msk

#define CAN_F9R2_FB24_Msk   (0x1UL << CAN_F9R2_FB24_Pos)

0x01000000

◆ CAN_F9R2_FB25

#define CAN_F9R2_FB25   CAN_F9R2_FB25_Msk

Filter bit 25

◆ CAN_F9R2_FB25_Msk

#define CAN_F9R2_FB25_Msk   (0x1UL << CAN_F9R2_FB25_Pos)

0x02000000

◆ CAN_F9R2_FB26

#define CAN_F9R2_FB26   CAN_F9R2_FB26_Msk

Filter bit 26

◆ CAN_F9R2_FB26_Msk

#define CAN_F9R2_FB26_Msk   (0x1UL << CAN_F9R2_FB26_Pos)

0x04000000

◆ CAN_F9R2_FB27

#define CAN_F9R2_FB27   CAN_F9R2_FB27_Msk

Filter bit 27

◆ CAN_F9R2_FB27_Msk

#define CAN_F9R2_FB27_Msk   (0x1UL << CAN_F9R2_FB27_Pos)

0x08000000

◆ CAN_F9R2_FB28

#define CAN_F9R2_FB28   CAN_F9R2_FB28_Msk

Filter bit 28

◆ CAN_F9R2_FB28_Msk

#define CAN_F9R2_FB28_Msk   (0x1UL << CAN_F9R2_FB28_Pos)

0x10000000

◆ CAN_F9R2_FB29

#define CAN_F9R2_FB29   CAN_F9R2_FB29_Msk

Filter bit 29

◆ CAN_F9R2_FB29_Msk

#define CAN_F9R2_FB29_Msk   (0x1UL << CAN_F9R2_FB29_Pos)

0x20000000

◆ CAN_F9R2_FB2_Msk

#define CAN_F9R2_FB2_Msk   (0x1UL << CAN_F9R2_FB2_Pos)

0x00000004

◆ CAN_F9R2_FB3

#define CAN_F9R2_FB3   CAN_F9R2_FB3_Msk

Filter bit 3

◆ CAN_F9R2_FB30

#define CAN_F9R2_FB30   CAN_F9R2_FB30_Msk

Filter bit 30

◆ CAN_F9R2_FB30_Msk

#define CAN_F9R2_FB30_Msk   (0x1UL << CAN_F9R2_FB30_Pos)

0x40000000

◆ CAN_F9R2_FB31

#define CAN_F9R2_FB31   CAN_F9R2_FB31_Msk

Filter bit 31

◆ CAN_F9R2_FB31_Msk

#define CAN_F9R2_FB31_Msk   (0x1UL << CAN_F9R2_FB31_Pos)

0x80000000

◆ CAN_F9R2_FB3_Msk

#define CAN_F9R2_FB3_Msk   (0x1UL << CAN_F9R2_FB3_Pos)

0x00000008

◆ CAN_F9R2_FB4

#define CAN_F9R2_FB4   CAN_F9R2_FB4_Msk

Filter bit 4

◆ CAN_F9R2_FB4_Msk

#define CAN_F9R2_FB4_Msk   (0x1UL << CAN_F9R2_FB4_Pos)

0x00000010

◆ CAN_F9R2_FB5

#define CAN_F9R2_FB5   CAN_F9R2_FB5_Msk

Filter bit 5

◆ CAN_F9R2_FB5_Msk

#define CAN_F9R2_FB5_Msk   (0x1UL << CAN_F9R2_FB5_Pos)

0x00000020

◆ CAN_F9R2_FB6

#define CAN_F9R2_FB6   CAN_F9R2_FB6_Msk

Filter bit 6

◆ CAN_F9R2_FB6_Msk

#define CAN_F9R2_FB6_Msk   (0x1UL << CAN_F9R2_FB6_Pos)

0x00000040

◆ CAN_F9R2_FB7

#define CAN_F9R2_FB7   CAN_F9R2_FB7_Msk

Filter bit 7

◆ CAN_F9R2_FB7_Msk

#define CAN_F9R2_FB7_Msk   (0x1UL << CAN_F9R2_FB7_Pos)

0x00000080

◆ CAN_F9R2_FB8

#define CAN_F9R2_FB8   CAN_F9R2_FB8_Msk

Filter bit 8

◆ CAN_F9R2_FB8_Msk

#define CAN_F9R2_FB8_Msk   (0x1UL << CAN_F9R2_FB8_Pos)

0x00000100

◆ CAN_F9R2_FB9

#define CAN_F9R2_FB9   CAN_F9R2_FB9_Msk

Filter bit 9

◆ CAN_F9R2_FB9_Msk

#define CAN_F9R2_FB9_Msk   (0x1UL << CAN_F9R2_FB9_Pos)

0x00000200

◆ CAN_FA1R_FACT

#define CAN_FA1R_FACT   CAN_FA1R_FACT_Msk

Filter Active

◆ CAN_FA1R_FACT0

#define CAN_FA1R_FACT0   CAN_FA1R_FACT0_Msk

Filter 0 Active

◆ CAN_FA1R_FACT0_Msk

#define CAN_FA1R_FACT0_Msk   (0x1UL << CAN_FA1R_FACT0_Pos)

0x00000001

◆ CAN_FA1R_FACT1

#define CAN_FA1R_FACT1   CAN_FA1R_FACT1_Msk

Filter 1 Active

◆ CAN_FA1R_FACT10

#define CAN_FA1R_FACT10   CAN_FA1R_FACT10_Msk

Filter 10 Active

◆ CAN_FA1R_FACT10_Msk

#define CAN_FA1R_FACT10_Msk   (0x1UL << CAN_FA1R_FACT10_Pos)

0x00000400

◆ CAN_FA1R_FACT11

#define CAN_FA1R_FACT11   CAN_FA1R_FACT11_Msk

Filter 11 Active

◆ CAN_FA1R_FACT11_Msk

#define CAN_FA1R_FACT11_Msk   (0x1UL << CAN_FA1R_FACT11_Pos)

0x00000800

◆ CAN_FA1R_FACT12

#define CAN_FA1R_FACT12   CAN_FA1R_FACT12_Msk

Filter 12 Active

◆ CAN_FA1R_FACT12_Msk

#define CAN_FA1R_FACT12_Msk   (0x1UL << CAN_FA1R_FACT12_Pos)

0x00001000

◆ CAN_FA1R_FACT13

#define CAN_FA1R_FACT13   CAN_FA1R_FACT13_Msk

Filter 13 Active

◆ CAN_FA1R_FACT13_Msk

#define CAN_FA1R_FACT13_Msk   (0x1UL << CAN_FA1R_FACT13_Pos)

0x00002000

◆ CAN_FA1R_FACT1_Msk

#define CAN_FA1R_FACT1_Msk   (0x1UL << CAN_FA1R_FACT1_Pos)

0x00000002

◆ CAN_FA1R_FACT2

#define CAN_FA1R_FACT2   CAN_FA1R_FACT2_Msk

Filter 2 Active

◆ CAN_FA1R_FACT2_Msk

#define CAN_FA1R_FACT2_Msk   (0x1UL << CAN_FA1R_FACT2_Pos)

0x00000004

◆ CAN_FA1R_FACT3

#define CAN_FA1R_FACT3   CAN_FA1R_FACT3_Msk

Filter 3 Active

◆ CAN_FA1R_FACT3_Msk

#define CAN_FA1R_FACT3_Msk   (0x1UL << CAN_FA1R_FACT3_Pos)

0x00000008

◆ CAN_FA1R_FACT4

#define CAN_FA1R_FACT4   CAN_FA1R_FACT4_Msk

Filter 4 Active

◆ CAN_FA1R_FACT4_Msk

#define CAN_FA1R_FACT4_Msk   (0x1UL << CAN_FA1R_FACT4_Pos)

0x00000010

◆ CAN_FA1R_FACT5

#define CAN_FA1R_FACT5   CAN_FA1R_FACT5_Msk

Filter 5 Active

◆ CAN_FA1R_FACT5_Msk

#define CAN_FA1R_FACT5_Msk   (0x1UL << CAN_FA1R_FACT5_Pos)

0x00000020

◆ CAN_FA1R_FACT6

#define CAN_FA1R_FACT6   CAN_FA1R_FACT6_Msk

Filter 6 Active

◆ CAN_FA1R_FACT6_Msk

#define CAN_FA1R_FACT6_Msk   (0x1UL << CAN_FA1R_FACT6_Pos)

0x00000040

◆ CAN_FA1R_FACT7

#define CAN_FA1R_FACT7   CAN_FA1R_FACT7_Msk

Filter 7 Active

◆ CAN_FA1R_FACT7_Msk

#define CAN_FA1R_FACT7_Msk   (0x1UL << CAN_FA1R_FACT7_Pos)

0x00000080

◆ CAN_FA1R_FACT8

#define CAN_FA1R_FACT8   CAN_FA1R_FACT8_Msk

Filter 8 Active

◆ CAN_FA1R_FACT8_Msk

#define CAN_FA1R_FACT8_Msk   (0x1UL << CAN_FA1R_FACT8_Pos)

0x00000100

◆ CAN_FA1R_FACT9

#define CAN_FA1R_FACT9   CAN_FA1R_FACT9_Msk

Filter 9 Active

◆ CAN_FA1R_FACT9_Msk

#define CAN_FA1R_FACT9_Msk   (0x1UL << CAN_FA1R_FACT9_Pos)

0x00000200

◆ CAN_FA1R_FACT_Msk

#define CAN_FA1R_FACT_Msk   (0x3FFFUL << CAN_FA1R_FACT_Pos)

0x00003FFF

◆ CAN_FFA1R_FFA

#define CAN_FFA1R_FFA   CAN_FFA1R_FFA_Msk

Filter FIFO Assignment

◆ CAN_FFA1R_FFA0

#define CAN_FFA1R_FFA0   CAN_FFA1R_FFA0_Msk

Filter FIFO Assignment for Filter 0

◆ CAN_FFA1R_FFA0_Msk

#define CAN_FFA1R_FFA0_Msk   (0x1UL << CAN_FFA1R_FFA0_Pos)

0x00000001

◆ CAN_FFA1R_FFA1

#define CAN_FFA1R_FFA1   CAN_FFA1R_FFA1_Msk

Filter FIFO Assignment for Filter 1

◆ CAN_FFA1R_FFA10

#define CAN_FFA1R_FFA10   CAN_FFA1R_FFA10_Msk

Filter FIFO Assignment for Filter 10

◆ CAN_FFA1R_FFA10_Msk

#define CAN_FFA1R_FFA10_Msk   (0x1UL << CAN_FFA1R_FFA10_Pos)

0x00000400

◆ CAN_FFA1R_FFA11

#define CAN_FFA1R_FFA11   CAN_FFA1R_FFA11_Msk

Filter FIFO Assignment for Filter 11

◆ CAN_FFA1R_FFA11_Msk

#define CAN_FFA1R_FFA11_Msk   (0x1UL << CAN_FFA1R_FFA11_Pos)

0x00000800

◆ CAN_FFA1R_FFA12

#define CAN_FFA1R_FFA12   CAN_FFA1R_FFA12_Msk

Filter FIFO Assignment for Filter 12

◆ CAN_FFA1R_FFA12_Msk

#define CAN_FFA1R_FFA12_Msk   (0x1UL << CAN_FFA1R_FFA12_Pos)

0x00001000

◆ CAN_FFA1R_FFA13

#define CAN_FFA1R_FFA13   CAN_FFA1R_FFA13_Msk

Filter FIFO Assignment for Filter 13

◆ CAN_FFA1R_FFA13_Msk

#define CAN_FFA1R_FFA13_Msk   (0x1UL << CAN_FFA1R_FFA13_Pos)

0x00002000

◆ CAN_FFA1R_FFA1_Msk

#define CAN_FFA1R_FFA1_Msk   (0x1UL << CAN_FFA1R_FFA1_Pos)

0x00000002

◆ CAN_FFA1R_FFA2

#define CAN_FFA1R_FFA2   CAN_FFA1R_FFA2_Msk

Filter FIFO Assignment for Filter 2

◆ CAN_FFA1R_FFA2_Msk

#define CAN_FFA1R_FFA2_Msk   (0x1UL << CAN_FFA1R_FFA2_Pos)

0x00000004

◆ CAN_FFA1R_FFA3

#define CAN_FFA1R_FFA3   CAN_FFA1R_FFA3_Msk

Filter FIFO Assignment for Filter 3

◆ CAN_FFA1R_FFA3_Msk

#define CAN_FFA1R_FFA3_Msk   (0x1UL << CAN_FFA1R_FFA3_Pos)

0x00000008

◆ CAN_FFA1R_FFA4

#define CAN_FFA1R_FFA4   CAN_FFA1R_FFA4_Msk

Filter FIFO Assignment for Filter 4

◆ CAN_FFA1R_FFA4_Msk

#define CAN_FFA1R_FFA4_Msk   (0x1UL << CAN_FFA1R_FFA4_Pos)

0x00000010

◆ CAN_FFA1R_FFA5

#define CAN_FFA1R_FFA5   CAN_FFA1R_FFA5_Msk

Filter FIFO Assignment for Filter 5

◆ CAN_FFA1R_FFA5_Msk

#define CAN_FFA1R_FFA5_Msk   (0x1UL << CAN_FFA1R_FFA5_Pos)

0x00000020

◆ CAN_FFA1R_FFA6

#define CAN_FFA1R_FFA6   CAN_FFA1R_FFA6_Msk

Filter FIFO Assignment for Filter 6

◆ CAN_FFA1R_FFA6_Msk

#define CAN_FFA1R_FFA6_Msk   (0x1UL << CAN_FFA1R_FFA6_Pos)

0x00000040

◆ CAN_FFA1R_FFA7

#define CAN_FFA1R_FFA7   CAN_FFA1R_FFA7_Msk

Filter FIFO Assignment for Filter 7

◆ CAN_FFA1R_FFA7_Msk

#define CAN_FFA1R_FFA7_Msk   (0x1UL << CAN_FFA1R_FFA7_Pos)

0x00000080

◆ CAN_FFA1R_FFA8

#define CAN_FFA1R_FFA8   CAN_FFA1R_FFA8_Msk

Filter FIFO Assignment for Filter 8

◆ CAN_FFA1R_FFA8_Msk

#define CAN_FFA1R_FFA8_Msk   (0x1UL << CAN_FFA1R_FFA8_Pos)

0x00000100

◆ CAN_FFA1R_FFA9

#define CAN_FFA1R_FFA9   CAN_FFA1R_FFA9_Msk

Filter FIFO Assignment for Filter 9

◆ CAN_FFA1R_FFA9_Msk

#define CAN_FFA1R_FFA9_Msk   (0x1UL << CAN_FFA1R_FFA9_Pos)

0x00000200

◆ CAN_FFA1R_FFA_Msk

#define CAN_FFA1R_FFA_Msk   (0x3FFFUL << CAN_FFA1R_FFA_Pos)

0x00003FFF

◆ CAN_FM1R_FBM

#define CAN_FM1R_FBM   CAN_FM1R_FBM_Msk

Filter Mode

◆ CAN_FM1R_FBM0

#define CAN_FM1R_FBM0   CAN_FM1R_FBM0_Msk

Filter Init Mode bit 0

◆ CAN_FM1R_FBM0_Msk

#define CAN_FM1R_FBM0_Msk   (0x1UL << CAN_FM1R_FBM0_Pos)

0x00000001

◆ CAN_FM1R_FBM1

#define CAN_FM1R_FBM1   CAN_FM1R_FBM1_Msk

Filter Init Mode bit 1

◆ CAN_FM1R_FBM10

#define CAN_FM1R_FBM10   CAN_FM1R_FBM10_Msk

Filter Init Mode bit 10

◆ CAN_FM1R_FBM10_Msk

#define CAN_FM1R_FBM10_Msk   (0x1UL << CAN_FM1R_FBM10_Pos)

0x00000400

◆ CAN_FM1R_FBM11

#define CAN_FM1R_FBM11   CAN_FM1R_FBM11_Msk

Filter Init Mode bit 11

◆ CAN_FM1R_FBM11_Msk

#define CAN_FM1R_FBM11_Msk   (0x1UL << CAN_FM1R_FBM11_Pos)

0x00000800

◆ CAN_FM1R_FBM12

#define CAN_FM1R_FBM12   CAN_FM1R_FBM12_Msk

Filter Init Mode bit 12

◆ CAN_FM1R_FBM12_Msk

#define CAN_FM1R_FBM12_Msk   (0x1UL << CAN_FM1R_FBM12_Pos)

0x00001000

◆ CAN_FM1R_FBM13

#define CAN_FM1R_FBM13   CAN_FM1R_FBM13_Msk

Filter Init Mode bit 13

◆ CAN_FM1R_FBM13_Msk

#define CAN_FM1R_FBM13_Msk   (0x1UL << CAN_FM1R_FBM13_Pos)

0x00002000

◆ CAN_FM1R_FBM1_Msk

#define CAN_FM1R_FBM1_Msk   (0x1UL << CAN_FM1R_FBM1_Pos)

0x00000002

◆ CAN_FM1R_FBM2

#define CAN_FM1R_FBM2   CAN_FM1R_FBM2_Msk

Filter Init Mode bit 2

◆ CAN_FM1R_FBM2_Msk

#define CAN_FM1R_FBM2_Msk   (0x1UL << CAN_FM1R_FBM2_Pos)

0x00000004

◆ CAN_FM1R_FBM3

#define CAN_FM1R_FBM3   CAN_FM1R_FBM3_Msk

Filter Init Mode bit 3

◆ CAN_FM1R_FBM3_Msk

#define CAN_FM1R_FBM3_Msk   (0x1UL << CAN_FM1R_FBM3_Pos)

0x00000008

◆ CAN_FM1R_FBM4

#define CAN_FM1R_FBM4   CAN_FM1R_FBM4_Msk

Filter Init Mode bit 4

◆ CAN_FM1R_FBM4_Msk

#define CAN_FM1R_FBM4_Msk   (0x1UL << CAN_FM1R_FBM4_Pos)

0x00000010

◆ CAN_FM1R_FBM5

#define CAN_FM1R_FBM5   CAN_FM1R_FBM5_Msk

Filter Init Mode bit 5

◆ CAN_FM1R_FBM5_Msk

#define CAN_FM1R_FBM5_Msk   (0x1UL << CAN_FM1R_FBM5_Pos)

0x00000020

◆ CAN_FM1R_FBM6

#define CAN_FM1R_FBM6   CAN_FM1R_FBM6_Msk

Filter Init Mode bit 6

◆ CAN_FM1R_FBM6_Msk

#define CAN_FM1R_FBM6_Msk   (0x1UL << CAN_FM1R_FBM6_Pos)

0x00000040

◆ CAN_FM1R_FBM7

#define CAN_FM1R_FBM7   CAN_FM1R_FBM7_Msk

Filter Init Mode bit 7

◆ CAN_FM1R_FBM7_Msk

#define CAN_FM1R_FBM7_Msk   (0x1UL << CAN_FM1R_FBM7_Pos)

0x00000080

◆ CAN_FM1R_FBM8

#define CAN_FM1R_FBM8   CAN_FM1R_FBM8_Msk

Filter Init Mode bit 8

◆ CAN_FM1R_FBM8_Msk

#define CAN_FM1R_FBM8_Msk   (0x1UL << CAN_FM1R_FBM8_Pos)

0x00000100

◆ CAN_FM1R_FBM9

#define CAN_FM1R_FBM9   CAN_FM1R_FBM9_Msk

Filter Init Mode bit 9

◆ CAN_FM1R_FBM9_Msk

#define CAN_FM1R_FBM9_Msk   (0x1UL << CAN_FM1R_FBM9_Pos)

0x00000200

◆ CAN_FM1R_FBM_Msk

#define CAN_FM1R_FBM_Msk   (0x3FFFUL << CAN_FM1R_FBM_Pos)

0x00003FFF

◆ CAN_FMR_CAN2SB

#define CAN_FMR_CAN2SB   CAN_FMR_CAN2SB_Msk

CAN2 start bank

◆ CAN_FMR_CAN2SB_Msk

#define CAN_FMR_CAN2SB_Msk   (0x3FUL << CAN_FMR_CAN2SB_Pos)

0x00003F00

◆ CAN_FMR_FINIT

#define CAN_FMR_FINIT   ((uint8_t)0x01U)

Filter Init Mode

◆ CAN_FS1R_FSC

#define CAN_FS1R_FSC   CAN_FS1R_FSC_Msk

Filter Scale Configuration

◆ CAN_FS1R_FSC0

#define CAN_FS1R_FSC0   CAN_FS1R_FSC0_Msk

Filter Scale Configuration bit 0

◆ CAN_FS1R_FSC0_Msk

#define CAN_FS1R_FSC0_Msk   (0x1UL << CAN_FS1R_FSC0_Pos)

0x00000001

◆ CAN_FS1R_FSC1

#define CAN_FS1R_FSC1   CAN_FS1R_FSC1_Msk

Filter Scale Configuration bit 1

◆ CAN_FS1R_FSC10

#define CAN_FS1R_FSC10   CAN_FS1R_FSC10_Msk

Filter Scale Configuration bit 10

◆ CAN_FS1R_FSC10_Msk

#define CAN_FS1R_FSC10_Msk   (0x1UL << CAN_FS1R_FSC10_Pos)

0x00000400

◆ CAN_FS1R_FSC11

#define CAN_FS1R_FSC11   CAN_FS1R_FSC11_Msk

Filter Scale Configuration bit 11

◆ CAN_FS1R_FSC11_Msk

#define CAN_FS1R_FSC11_Msk   (0x1UL << CAN_FS1R_FSC11_Pos)

0x00000800

◆ CAN_FS1R_FSC12

#define CAN_FS1R_FSC12   CAN_FS1R_FSC12_Msk

Filter Scale Configuration bit 12

◆ CAN_FS1R_FSC12_Msk

#define CAN_FS1R_FSC12_Msk   (0x1UL << CAN_FS1R_FSC12_Pos)

0x00001000

◆ CAN_FS1R_FSC13

#define CAN_FS1R_FSC13   CAN_FS1R_FSC13_Msk

Filter Scale Configuration bit 13

◆ CAN_FS1R_FSC13_Msk

#define CAN_FS1R_FSC13_Msk   (0x1UL << CAN_FS1R_FSC13_Pos)

0x00002000

◆ CAN_FS1R_FSC1_Msk

#define CAN_FS1R_FSC1_Msk   (0x1UL << CAN_FS1R_FSC1_Pos)

0x00000002

◆ CAN_FS1R_FSC2

#define CAN_FS1R_FSC2   CAN_FS1R_FSC2_Msk

Filter Scale Configuration bit 2

◆ CAN_FS1R_FSC2_Msk

#define CAN_FS1R_FSC2_Msk   (0x1UL << CAN_FS1R_FSC2_Pos)

0x00000004

◆ CAN_FS1R_FSC3

#define CAN_FS1R_FSC3   CAN_FS1R_FSC3_Msk

Filter Scale Configuration bit 3

◆ CAN_FS1R_FSC3_Msk

#define CAN_FS1R_FSC3_Msk   (0x1UL << CAN_FS1R_FSC3_Pos)

0x00000008

◆ CAN_FS1R_FSC4

#define CAN_FS1R_FSC4   CAN_FS1R_FSC4_Msk

Filter Scale Configuration bit 4

◆ CAN_FS1R_FSC4_Msk

#define CAN_FS1R_FSC4_Msk   (0x1UL << CAN_FS1R_FSC4_Pos)

0x00000010

◆ CAN_FS1R_FSC5

#define CAN_FS1R_FSC5   CAN_FS1R_FSC5_Msk

Filter Scale Configuration bit 5

◆ CAN_FS1R_FSC5_Msk

#define CAN_FS1R_FSC5_Msk   (0x1UL << CAN_FS1R_FSC5_Pos)

0x00000020

◆ CAN_FS1R_FSC6

#define CAN_FS1R_FSC6   CAN_FS1R_FSC6_Msk

Filter Scale Configuration bit 6

◆ CAN_FS1R_FSC6_Msk

#define CAN_FS1R_FSC6_Msk   (0x1UL << CAN_FS1R_FSC6_Pos)

0x00000040

◆ CAN_FS1R_FSC7

#define CAN_FS1R_FSC7   CAN_FS1R_FSC7_Msk

Filter Scale Configuration bit 7

◆ CAN_FS1R_FSC7_Msk

#define CAN_FS1R_FSC7_Msk   (0x1UL << CAN_FS1R_FSC7_Pos)

0x00000080

◆ CAN_FS1R_FSC8

#define CAN_FS1R_FSC8   CAN_FS1R_FSC8_Msk

Filter Scale Configuration bit 8

◆ CAN_FS1R_FSC8_Msk

#define CAN_FS1R_FSC8_Msk   (0x1UL << CAN_FS1R_FSC8_Pos)

0x00000100

◆ CAN_FS1R_FSC9

#define CAN_FS1R_FSC9   CAN_FS1R_FSC9_Msk

Filter Scale Configuration bit 9

◆ CAN_FS1R_FSC9_Msk

#define CAN_FS1R_FSC9_Msk   (0x1UL << CAN_FS1R_FSC9_Pos)

0x00000200

◆ CAN_FS1R_FSC_Msk

#define CAN_FS1R_FSC_Msk   (0x3FFFUL << CAN_FS1R_FSC_Pos)

0x00003FFF

◆ CAN_IER_BOFIE

#define CAN_IER_BOFIE   CAN_IER_BOFIE_Msk

Bus-Off Interrupt Enable

◆ CAN_IER_BOFIE_Msk

#define CAN_IER_BOFIE_Msk   (0x1UL << CAN_IER_BOFIE_Pos)

0x00000400

◆ CAN_IER_EPVIE

#define CAN_IER_EPVIE   CAN_IER_EPVIE_Msk

Error Passive Interrupt Enable

◆ CAN_IER_EPVIE_Msk

#define CAN_IER_EPVIE_Msk   (0x1UL << CAN_IER_EPVIE_Pos)

0x00000200

◆ CAN_IER_ERRIE

#define CAN_IER_ERRIE   CAN_IER_ERRIE_Msk

Error Interrupt Enable

◆ CAN_IER_ERRIE_Msk

#define CAN_IER_ERRIE_Msk   (0x1UL << CAN_IER_ERRIE_Pos)

0x00008000

◆ CAN_IER_EWGIE

#define CAN_IER_EWGIE   CAN_IER_EWGIE_Msk

Error Warning Interrupt Enable

◆ CAN_IER_EWGIE_Msk

#define CAN_IER_EWGIE_Msk   (0x1UL << CAN_IER_EWGIE_Pos)

0x00000100

◆ CAN_IER_FFIE0

#define CAN_IER_FFIE0   CAN_IER_FFIE0_Msk

FIFO Full Interrupt Enable

◆ CAN_IER_FFIE0_Msk

#define CAN_IER_FFIE0_Msk   (0x1UL << CAN_IER_FFIE0_Pos)

0x00000004

◆ CAN_IER_FFIE1

#define CAN_IER_FFIE1   CAN_IER_FFIE1_Msk

FIFO Full Interrupt Enable

◆ CAN_IER_FFIE1_Msk

#define CAN_IER_FFIE1_Msk   (0x1UL << CAN_IER_FFIE1_Pos)

0x00000020

◆ CAN_IER_FMPIE0

#define CAN_IER_FMPIE0   CAN_IER_FMPIE0_Msk

FIFO Message Pending Interrupt Enable

◆ CAN_IER_FMPIE0_Msk

#define CAN_IER_FMPIE0_Msk   (0x1UL << CAN_IER_FMPIE0_Pos)

0x00000002

◆ CAN_IER_FMPIE1

#define CAN_IER_FMPIE1   CAN_IER_FMPIE1_Msk

FIFO Message Pending Interrupt Enable

◆ CAN_IER_FMPIE1_Msk

#define CAN_IER_FMPIE1_Msk   (0x1UL << CAN_IER_FMPIE1_Pos)

0x00000010

◆ CAN_IER_FOVIE0

#define CAN_IER_FOVIE0   CAN_IER_FOVIE0_Msk

FIFO Overrun Interrupt Enable

◆ CAN_IER_FOVIE0_Msk

#define CAN_IER_FOVIE0_Msk   (0x1UL << CAN_IER_FOVIE0_Pos)

0x00000008

◆ CAN_IER_FOVIE1

#define CAN_IER_FOVIE1   CAN_IER_FOVIE1_Msk

FIFO Overrun Interrupt Enable

◆ CAN_IER_FOVIE1_Msk

#define CAN_IER_FOVIE1_Msk   (0x1UL << CAN_IER_FOVIE1_Pos)

0x00000040

◆ CAN_IER_LECIE

#define CAN_IER_LECIE   CAN_IER_LECIE_Msk

Last Error Code Interrupt Enable

◆ CAN_IER_LECIE_Msk

#define CAN_IER_LECIE_Msk   (0x1UL << CAN_IER_LECIE_Pos)

0x00000800

◆ CAN_IER_SLKIE

#define CAN_IER_SLKIE   CAN_IER_SLKIE_Msk

Sleep Interrupt Enable

◆ CAN_IER_SLKIE_Msk

#define CAN_IER_SLKIE_Msk   (0x1UL << CAN_IER_SLKIE_Pos)

0x00020000

◆ CAN_IER_TMEIE

#define CAN_IER_TMEIE   CAN_IER_TMEIE_Msk

Transmit Mailbox Empty Interrupt Enable

◆ CAN_IER_TMEIE_Msk

#define CAN_IER_TMEIE_Msk   (0x1UL << CAN_IER_TMEIE_Pos)

0x00000001

◆ CAN_IER_WKUIE

#define CAN_IER_WKUIE   CAN_IER_WKUIE_Msk

Wakeup Interrupt Enable

◆ CAN_IER_WKUIE_Msk

#define CAN_IER_WKUIE_Msk   (0x1UL << CAN_IER_WKUIE_Pos)

0x00010000

◆ CAN_MCR_ABOM

#define CAN_MCR_ABOM   CAN_MCR_ABOM_Msk

Automatic Bus-Off Management

◆ CAN_MCR_ABOM_Msk

#define CAN_MCR_ABOM_Msk   (0x1UL << CAN_MCR_ABOM_Pos)

0x00000040

◆ CAN_MCR_AWUM

#define CAN_MCR_AWUM   CAN_MCR_AWUM_Msk

Automatic Wakeup Mode

◆ CAN_MCR_AWUM_Msk

#define CAN_MCR_AWUM_Msk   (0x1UL << CAN_MCR_AWUM_Pos)

0x00000020

◆ CAN_MCR_INRQ

#define CAN_MCR_INRQ   CAN_MCR_INRQ_Msk

Initialization Request

◆ CAN_MCR_INRQ_Msk

#define CAN_MCR_INRQ_Msk   (0x1UL << CAN_MCR_INRQ_Pos)

0x00000001

◆ CAN_MCR_INRQ_Pos

#define CAN_MCR_INRQ_Pos   (0U)

<CAN control and status registers

◆ CAN_MCR_NART

#define CAN_MCR_NART   CAN_MCR_NART_Msk

No Automatic Retransmission

◆ CAN_MCR_NART_Msk

#define CAN_MCR_NART_Msk   (0x1UL << CAN_MCR_NART_Pos)

0x00000010

◆ CAN_MCR_RESET

#define CAN_MCR_RESET   CAN_MCR_RESET_Msk

bxCAN software master reset

◆ CAN_MCR_RESET_Msk

#define CAN_MCR_RESET_Msk   (0x1UL << CAN_MCR_RESET_Pos)

0x00008000

◆ CAN_MCR_RFLM

#define CAN_MCR_RFLM   CAN_MCR_RFLM_Msk

Receive FIFO Locked Mode

◆ CAN_MCR_RFLM_Msk

#define CAN_MCR_RFLM_Msk   (0x1UL << CAN_MCR_RFLM_Pos)

0x00000008

◆ CAN_MCR_SLEEP

#define CAN_MCR_SLEEP   CAN_MCR_SLEEP_Msk

Sleep Mode Request

◆ CAN_MCR_SLEEP_Msk

#define CAN_MCR_SLEEP_Msk   (0x1UL << CAN_MCR_SLEEP_Pos)

0x00000002

◆ CAN_MCR_TTCM

#define CAN_MCR_TTCM   CAN_MCR_TTCM_Msk

Time Triggered Communication Mode

◆ CAN_MCR_TTCM_Msk

#define CAN_MCR_TTCM_Msk   (0x1UL << CAN_MCR_TTCM_Pos)

0x00000080

◆ CAN_MCR_TXFP

#define CAN_MCR_TXFP   CAN_MCR_TXFP_Msk

Transmit FIFO Priority

◆ CAN_MCR_TXFP_Msk

#define CAN_MCR_TXFP_Msk   (0x1UL << CAN_MCR_TXFP_Pos)

0x00000004

◆ CAN_MSR_ERRI

#define CAN_MSR_ERRI   CAN_MSR_ERRI_Msk

Error Interrupt

◆ CAN_MSR_ERRI_Msk

#define CAN_MSR_ERRI_Msk   (0x1UL << CAN_MSR_ERRI_Pos)

0x00000004

◆ CAN_MSR_INAK

#define CAN_MSR_INAK   CAN_MSR_INAK_Msk

Initialization Acknowledge

◆ CAN_MSR_INAK_Msk

#define CAN_MSR_INAK_Msk   (0x1UL << CAN_MSR_INAK_Pos)

0x00000001

◆ CAN_MSR_RX

#define CAN_MSR_RX   CAN_MSR_RX_Msk

CAN Rx Signal

◆ CAN_MSR_RX_Msk

#define CAN_MSR_RX_Msk   (0x1UL << CAN_MSR_RX_Pos)

0x00000800

◆ CAN_MSR_RXM

#define CAN_MSR_RXM   CAN_MSR_RXM_Msk

Receive Mode

◆ CAN_MSR_RXM_Msk

#define CAN_MSR_RXM_Msk   (0x1UL << CAN_MSR_RXM_Pos)

0x00000200

◆ CAN_MSR_SAMP

#define CAN_MSR_SAMP   CAN_MSR_SAMP_Msk

Last Sample Point

◆ CAN_MSR_SAMP_Msk

#define CAN_MSR_SAMP_Msk   (0x1UL << CAN_MSR_SAMP_Pos)

0x00000400

◆ CAN_MSR_SLAK

#define CAN_MSR_SLAK   CAN_MSR_SLAK_Msk

Sleep Acknowledge

◆ CAN_MSR_SLAK_Msk

#define CAN_MSR_SLAK_Msk   (0x1UL << CAN_MSR_SLAK_Pos)

0x00000002

◆ CAN_MSR_SLAKI

#define CAN_MSR_SLAKI   CAN_MSR_SLAKI_Msk

Sleep Acknowledge Interrupt

◆ CAN_MSR_SLAKI_Msk

#define CAN_MSR_SLAKI_Msk   (0x1UL << CAN_MSR_SLAKI_Pos)

0x00000010

◆ CAN_MSR_TXM

#define CAN_MSR_TXM   CAN_MSR_TXM_Msk

Transmit Mode

◆ CAN_MSR_TXM_Msk

#define CAN_MSR_TXM_Msk   (0x1UL << CAN_MSR_TXM_Pos)

0x00000100

◆ CAN_MSR_WKUI

#define CAN_MSR_WKUI   CAN_MSR_WKUI_Msk

Wakeup Interrupt

◆ CAN_MSR_WKUI_Msk

#define CAN_MSR_WKUI_Msk   (0x1UL << CAN_MSR_WKUI_Pos)

0x00000008

◆ CAN_RDH0R_DATA4

#define CAN_RDH0R_DATA4   CAN_RDH0R_DATA4_Msk

Data byte 4

◆ CAN_RDH0R_DATA4_Msk

#define CAN_RDH0R_DATA4_Msk   (0xFFUL << CAN_RDH0R_DATA4_Pos)

0x000000FF

◆ CAN_RDH0R_DATA5

#define CAN_RDH0R_DATA5   CAN_RDH0R_DATA5_Msk

Data byte 5

◆ CAN_RDH0R_DATA5_Msk

#define CAN_RDH0R_DATA5_Msk   (0xFFUL << CAN_RDH0R_DATA5_Pos)

0x0000FF00

◆ CAN_RDH0R_DATA6

#define CAN_RDH0R_DATA6   CAN_RDH0R_DATA6_Msk

Data byte 6

◆ CAN_RDH0R_DATA6_Msk

#define CAN_RDH0R_DATA6_Msk   (0xFFUL << CAN_RDH0R_DATA6_Pos)

0x00FF0000

◆ CAN_RDH0R_DATA7

#define CAN_RDH0R_DATA7   CAN_RDH0R_DATA7_Msk

Data byte 7

◆ CAN_RDH0R_DATA7_Msk

#define CAN_RDH0R_DATA7_Msk   (0xFFUL << CAN_RDH0R_DATA7_Pos)

0xFF000000

◆ CAN_RDH1R_DATA4

#define CAN_RDH1R_DATA4   CAN_RDH1R_DATA4_Msk

Data byte 4

◆ CAN_RDH1R_DATA4_Msk

#define CAN_RDH1R_DATA4_Msk   (0xFFUL << CAN_RDH1R_DATA4_Pos)

0x000000FF

◆ CAN_RDH1R_DATA5

#define CAN_RDH1R_DATA5   CAN_RDH1R_DATA5_Msk

Data byte 5

◆ CAN_RDH1R_DATA5_Msk

#define CAN_RDH1R_DATA5_Msk   (0xFFUL << CAN_RDH1R_DATA5_Pos)

0x0000FF00

◆ CAN_RDH1R_DATA6

#define CAN_RDH1R_DATA6   CAN_RDH1R_DATA6_Msk

Data byte 6

◆ CAN_RDH1R_DATA6_Msk

#define CAN_RDH1R_DATA6_Msk   (0xFFUL << CAN_RDH1R_DATA6_Pos)

0x00FF0000

◆ CAN_RDH1R_DATA7

#define CAN_RDH1R_DATA7   CAN_RDH1R_DATA7_Msk

Data byte 7 CAN filter registers

◆ CAN_RDH1R_DATA7_Msk

#define CAN_RDH1R_DATA7_Msk   (0xFFUL << CAN_RDH1R_DATA7_Pos)

0xFF000000

◆ CAN_RDL0R_DATA0

#define CAN_RDL0R_DATA0   CAN_RDL0R_DATA0_Msk

Data byte 0

◆ CAN_RDL0R_DATA0_Msk

#define CAN_RDL0R_DATA0_Msk   (0xFFUL << CAN_RDL0R_DATA0_Pos)

0x000000FF

◆ CAN_RDL0R_DATA1

#define CAN_RDL0R_DATA1   CAN_RDL0R_DATA1_Msk

Data byte 1

◆ CAN_RDL0R_DATA1_Msk

#define CAN_RDL0R_DATA1_Msk   (0xFFUL << CAN_RDL0R_DATA1_Pos)

0x0000FF00

◆ CAN_RDL0R_DATA2

#define CAN_RDL0R_DATA2   CAN_RDL0R_DATA2_Msk

Data byte 2

◆ CAN_RDL0R_DATA2_Msk

#define CAN_RDL0R_DATA2_Msk   (0xFFUL << CAN_RDL0R_DATA2_Pos)

0x00FF0000

◆ CAN_RDL0R_DATA3

#define CAN_RDL0R_DATA3   CAN_RDL0R_DATA3_Msk

Data byte 3

◆ CAN_RDL0R_DATA3_Msk

#define CAN_RDL0R_DATA3_Msk   (0xFFUL << CAN_RDL0R_DATA3_Pos)

0xFF000000

◆ CAN_RDL1R_DATA0

#define CAN_RDL1R_DATA0   CAN_RDL1R_DATA0_Msk

Data byte 0

◆ CAN_RDL1R_DATA0_Msk

#define CAN_RDL1R_DATA0_Msk   (0xFFUL << CAN_RDL1R_DATA0_Pos)

0x000000FF

◆ CAN_RDL1R_DATA1

#define CAN_RDL1R_DATA1   CAN_RDL1R_DATA1_Msk

Data byte 1

◆ CAN_RDL1R_DATA1_Msk

#define CAN_RDL1R_DATA1_Msk   (0xFFUL << CAN_RDL1R_DATA1_Pos)

0x0000FF00

◆ CAN_RDL1R_DATA2

#define CAN_RDL1R_DATA2   CAN_RDL1R_DATA2_Msk

Data byte 2

◆ CAN_RDL1R_DATA2_Msk

#define CAN_RDL1R_DATA2_Msk   (0xFFUL << CAN_RDL1R_DATA2_Pos)

0x00FF0000

◆ CAN_RDL1R_DATA3

#define CAN_RDL1R_DATA3   CAN_RDL1R_DATA3_Msk

Data byte 3

◆ CAN_RDL1R_DATA3_Msk

#define CAN_RDL1R_DATA3_Msk   (0xFFUL << CAN_RDL1R_DATA3_Pos)

0xFF000000

◆ CAN_RDT0R_DLC

#define CAN_RDT0R_DLC   CAN_RDT0R_DLC_Msk

Data Length Code

◆ CAN_RDT0R_DLC_Msk

#define CAN_RDT0R_DLC_Msk   (0xFUL << CAN_RDT0R_DLC_Pos)

0x0000000F

◆ CAN_RDT0R_FMI

#define CAN_RDT0R_FMI   CAN_RDT0R_FMI_Msk

Filter Match Index

◆ CAN_RDT0R_FMI_Msk

#define CAN_RDT0R_FMI_Msk   (0xFFUL << CAN_RDT0R_FMI_Pos)

0x0000FF00

◆ CAN_RDT0R_TIME

#define CAN_RDT0R_TIME   CAN_RDT0R_TIME_Msk

Message Time Stamp

◆ CAN_RDT0R_TIME_Msk

#define CAN_RDT0R_TIME_Msk   (0xFFFFUL << CAN_RDT0R_TIME_Pos)

0xFFFF0000

◆ CAN_RDT1R_DLC

#define CAN_RDT1R_DLC   CAN_RDT1R_DLC_Msk

Data Length Code

◆ CAN_RDT1R_DLC_Msk

#define CAN_RDT1R_DLC_Msk   (0xFUL << CAN_RDT1R_DLC_Pos)

0x0000000F

◆ CAN_RDT1R_FMI

#define CAN_RDT1R_FMI   CAN_RDT1R_FMI_Msk

Filter Match Index

◆ CAN_RDT1R_FMI_Msk

#define CAN_RDT1R_FMI_Msk   (0xFFUL << CAN_RDT1R_FMI_Pos)

0x0000FF00

◆ CAN_RDT1R_TIME

#define CAN_RDT1R_TIME   CAN_RDT1R_TIME_Msk

Message Time Stamp

◆ CAN_RDT1R_TIME_Msk

#define CAN_RDT1R_TIME_Msk   (0xFFFFUL << CAN_RDT1R_TIME_Pos)

0xFFFF0000

◆ CAN_RF0R_FMP0

#define CAN_RF0R_FMP0   CAN_RF0R_FMP0_Msk

FIFO 0 Message Pending

◆ CAN_RF0R_FMP0_Msk

#define CAN_RF0R_FMP0_Msk   (0x3UL << CAN_RF0R_FMP0_Pos)

0x00000003

◆ CAN_RF0R_FOVR0

#define CAN_RF0R_FOVR0   CAN_RF0R_FOVR0_Msk

FIFO 0 Overrun

◆ CAN_RF0R_FOVR0_Msk

#define CAN_RF0R_FOVR0_Msk   (0x1UL << CAN_RF0R_FOVR0_Pos)

0x00000010

◆ CAN_RF0R_FULL0

#define CAN_RF0R_FULL0   CAN_RF0R_FULL0_Msk

FIFO 0 Full

◆ CAN_RF0R_FULL0_Msk

#define CAN_RF0R_FULL0_Msk   (0x1UL << CAN_RF0R_FULL0_Pos)

0x00000008

◆ CAN_RF0R_RFOM0

#define CAN_RF0R_RFOM0   CAN_RF0R_RFOM0_Msk

Release FIFO 0 Output Mailbox

◆ CAN_RF0R_RFOM0_Msk

#define CAN_RF0R_RFOM0_Msk   (0x1UL << CAN_RF0R_RFOM0_Pos)

0x00000020

◆ CAN_RF1R_FMP1

#define CAN_RF1R_FMP1   CAN_RF1R_FMP1_Msk

FIFO 1 Message Pending

◆ CAN_RF1R_FMP1_Msk

#define CAN_RF1R_FMP1_Msk   (0x3UL << CAN_RF1R_FMP1_Pos)

0x00000003

◆ CAN_RF1R_FOVR1

#define CAN_RF1R_FOVR1   CAN_RF1R_FOVR1_Msk

FIFO 1 Overrun

◆ CAN_RF1R_FOVR1_Msk

#define CAN_RF1R_FOVR1_Msk   (0x1UL << CAN_RF1R_FOVR1_Pos)

0x00000010

◆ CAN_RF1R_FULL1

#define CAN_RF1R_FULL1   CAN_RF1R_FULL1_Msk

FIFO 1 Full

◆ CAN_RF1R_FULL1_Msk

#define CAN_RF1R_FULL1_Msk   (0x1UL << CAN_RF1R_FULL1_Pos)

0x00000008

◆ CAN_RF1R_RFOM1

#define CAN_RF1R_RFOM1   CAN_RF1R_RFOM1_Msk

Release FIFO 1 Output Mailbox

◆ CAN_RF1R_RFOM1_Msk

#define CAN_RF1R_RFOM1_Msk   (0x1UL << CAN_RF1R_RFOM1_Pos)

0x00000020

◆ CAN_RI0R_EXID

#define CAN_RI0R_EXID   CAN_RI0R_EXID_Msk

Extended Identifier

◆ CAN_RI0R_EXID_Msk

#define CAN_RI0R_EXID_Msk   (0x3FFFFUL << CAN_RI0R_EXID_Pos)

0x001FFFF8

◆ CAN_RI0R_IDE

#define CAN_RI0R_IDE   CAN_RI0R_IDE_Msk

Identifier Extension

◆ CAN_RI0R_IDE_Msk

#define CAN_RI0R_IDE_Msk   (0x1UL << CAN_RI0R_IDE_Pos)

0x00000004

◆ CAN_RI0R_RTR

#define CAN_RI0R_RTR   CAN_RI0R_RTR_Msk

Remote Transmission Request

◆ CAN_RI0R_RTR_Msk

#define CAN_RI0R_RTR_Msk   (0x1UL << CAN_RI0R_RTR_Pos)

0x00000002

◆ CAN_RI0R_STID

#define CAN_RI0R_STID   CAN_RI0R_STID_Msk

Standard Identifier or Extended Identifier

◆ CAN_RI0R_STID_Msk

#define CAN_RI0R_STID_Msk   (0x7FFUL << CAN_RI0R_STID_Pos)

0xFFE00000

◆ CAN_RI1R_EXID

#define CAN_RI1R_EXID   CAN_RI1R_EXID_Msk

Extended identifier

◆ CAN_RI1R_EXID_Msk

#define CAN_RI1R_EXID_Msk   (0x3FFFFUL << CAN_RI1R_EXID_Pos)

0x001FFFF8

◆ CAN_RI1R_IDE

#define CAN_RI1R_IDE   CAN_RI1R_IDE_Msk

Identifier Extension

◆ CAN_RI1R_IDE_Msk

#define CAN_RI1R_IDE_Msk   (0x1UL << CAN_RI1R_IDE_Pos)

0x00000004

◆ CAN_RI1R_RTR

#define CAN_RI1R_RTR   CAN_RI1R_RTR_Msk

Remote Transmission Request

◆ CAN_RI1R_RTR_Msk

#define CAN_RI1R_RTR_Msk   (0x1UL << CAN_RI1R_RTR_Pos)

0x00000002

◆ CAN_RI1R_STID

#define CAN_RI1R_STID   CAN_RI1R_STID_Msk

Standard Identifier or Extended Identifier

◆ CAN_RI1R_STID_Msk

#define CAN_RI1R_STID_Msk   (0x7FFUL << CAN_RI1R_STID_Pos)

0xFFE00000

◆ CAN_TDH0R_DATA4

#define CAN_TDH0R_DATA4   CAN_TDH0R_DATA4_Msk

Data byte 4

◆ CAN_TDH0R_DATA4_Msk

#define CAN_TDH0R_DATA4_Msk   (0xFFUL << CAN_TDH0R_DATA4_Pos)

0x000000FF

◆ CAN_TDH0R_DATA5

#define CAN_TDH0R_DATA5   CAN_TDH0R_DATA5_Msk

Data byte 5

◆ CAN_TDH0R_DATA5_Msk

#define CAN_TDH0R_DATA5_Msk   (0xFFUL << CAN_TDH0R_DATA5_Pos)

0x0000FF00

◆ CAN_TDH0R_DATA6

#define CAN_TDH0R_DATA6   CAN_TDH0R_DATA6_Msk

Data byte 6

◆ CAN_TDH0R_DATA6_Msk

#define CAN_TDH0R_DATA6_Msk   (0xFFUL << CAN_TDH0R_DATA6_Pos)

0x00FF0000

◆ CAN_TDH0R_DATA7

#define CAN_TDH0R_DATA7   CAN_TDH0R_DATA7_Msk

Data byte 7

◆ CAN_TDH0R_DATA7_Msk

#define CAN_TDH0R_DATA7_Msk   (0xFFUL << CAN_TDH0R_DATA7_Pos)

0xFF000000

◆ CAN_TDH1R_DATA4

#define CAN_TDH1R_DATA4   CAN_TDH1R_DATA4_Msk

Data byte 4

◆ CAN_TDH1R_DATA4_Msk

#define CAN_TDH1R_DATA4_Msk   (0xFFUL << CAN_TDH1R_DATA4_Pos)

0x000000FF

◆ CAN_TDH1R_DATA5

#define CAN_TDH1R_DATA5   CAN_TDH1R_DATA5_Msk

Data byte 5

◆ CAN_TDH1R_DATA5_Msk

#define CAN_TDH1R_DATA5_Msk   (0xFFUL << CAN_TDH1R_DATA5_Pos)

0x0000FF00

◆ CAN_TDH1R_DATA6

#define CAN_TDH1R_DATA6   CAN_TDH1R_DATA6_Msk

Data byte 6

◆ CAN_TDH1R_DATA6_Msk

#define CAN_TDH1R_DATA6_Msk   (0xFFUL << CAN_TDH1R_DATA6_Pos)

0x00FF0000

◆ CAN_TDH1R_DATA7

#define CAN_TDH1R_DATA7   CAN_TDH1R_DATA7_Msk

Data byte 7

◆ CAN_TDH1R_DATA7_Msk

#define CAN_TDH1R_DATA7_Msk   (0xFFUL << CAN_TDH1R_DATA7_Pos)

0xFF000000

◆ CAN_TDH2R_DATA4

#define CAN_TDH2R_DATA4   CAN_TDH2R_DATA4_Msk

Data byte 4

◆ CAN_TDH2R_DATA4_Msk

#define CAN_TDH2R_DATA4_Msk   (0xFFUL << CAN_TDH2R_DATA4_Pos)

0x000000FF

◆ CAN_TDH2R_DATA5

#define CAN_TDH2R_DATA5   CAN_TDH2R_DATA5_Msk

Data byte 5

◆ CAN_TDH2R_DATA5_Msk

#define CAN_TDH2R_DATA5_Msk   (0xFFUL << CAN_TDH2R_DATA5_Pos)

0x0000FF00

◆ CAN_TDH2R_DATA6

#define CAN_TDH2R_DATA6   CAN_TDH2R_DATA6_Msk

Data byte 6

◆ CAN_TDH2R_DATA6_Msk

#define CAN_TDH2R_DATA6_Msk   (0xFFUL << CAN_TDH2R_DATA6_Pos)

0x00FF0000

◆ CAN_TDH2R_DATA7

#define CAN_TDH2R_DATA7   CAN_TDH2R_DATA7_Msk

Data byte 7

◆ CAN_TDH2R_DATA7_Msk

#define CAN_TDH2R_DATA7_Msk   (0xFFUL << CAN_TDH2R_DATA7_Pos)

0xFF000000

◆ CAN_TDL0R_DATA0

#define CAN_TDL0R_DATA0   CAN_TDL0R_DATA0_Msk

Data byte 0

◆ CAN_TDL0R_DATA0_Msk

#define CAN_TDL0R_DATA0_Msk   (0xFFUL << CAN_TDL0R_DATA0_Pos)

0x000000FF

◆ CAN_TDL0R_DATA1

#define CAN_TDL0R_DATA1   CAN_TDL0R_DATA1_Msk

Data byte 1

◆ CAN_TDL0R_DATA1_Msk

#define CAN_TDL0R_DATA1_Msk   (0xFFUL << CAN_TDL0R_DATA1_Pos)

0x0000FF00

◆ CAN_TDL0R_DATA2

#define CAN_TDL0R_DATA2   CAN_TDL0R_DATA2_Msk

Data byte 2

◆ CAN_TDL0R_DATA2_Msk

#define CAN_TDL0R_DATA2_Msk   (0xFFUL << CAN_TDL0R_DATA2_Pos)

0x00FF0000

◆ CAN_TDL0R_DATA3

#define CAN_TDL0R_DATA3   CAN_TDL0R_DATA3_Msk

Data byte 3

◆ CAN_TDL0R_DATA3_Msk

#define CAN_TDL0R_DATA3_Msk   (0xFFUL << CAN_TDL0R_DATA3_Pos)

0xFF000000

◆ CAN_TDL1R_DATA0

#define CAN_TDL1R_DATA0   CAN_TDL1R_DATA0_Msk

Data byte 0

◆ CAN_TDL1R_DATA0_Msk

#define CAN_TDL1R_DATA0_Msk   (0xFFUL << CAN_TDL1R_DATA0_Pos)

0x000000FF

◆ CAN_TDL1R_DATA1

#define CAN_TDL1R_DATA1   CAN_TDL1R_DATA1_Msk

Data byte 1

◆ CAN_TDL1R_DATA1_Msk

#define CAN_TDL1R_DATA1_Msk   (0xFFUL << CAN_TDL1R_DATA1_Pos)

0x0000FF00

◆ CAN_TDL1R_DATA2

#define CAN_TDL1R_DATA2   CAN_TDL1R_DATA2_Msk

Data byte 2

◆ CAN_TDL1R_DATA2_Msk

#define CAN_TDL1R_DATA2_Msk   (0xFFUL << CAN_TDL1R_DATA2_Pos)

0x00FF0000

◆ CAN_TDL1R_DATA3

#define CAN_TDL1R_DATA3   CAN_TDL1R_DATA3_Msk

Data byte 3

◆ CAN_TDL1R_DATA3_Msk

#define CAN_TDL1R_DATA3_Msk   (0xFFUL << CAN_TDL1R_DATA3_Pos)

0xFF000000

◆ CAN_TDL2R_DATA0

#define CAN_TDL2R_DATA0   CAN_TDL2R_DATA0_Msk

Data byte 0

◆ CAN_TDL2R_DATA0_Msk

#define CAN_TDL2R_DATA0_Msk   (0xFFUL << CAN_TDL2R_DATA0_Pos)

0x000000FF

◆ CAN_TDL2R_DATA1

#define CAN_TDL2R_DATA1   CAN_TDL2R_DATA1_Msk

Data byte 1

◆ CAN_TDL2R_DATA1_Msk

#define CAN_TDL2R_DATA1_Msk   (0xFFUL << CAN_TDL2R_DATA1_Pos)

0x0000FF00

◆ CAN_TDL2R_DATA2

#define CAN_TDL2R_DATA2   CAN_TDL2R_DATA2_Msk

Data byte 2

◆ CAN_TDL2R_DATA2_Msk

#define CAN_TDL2R_DATA2_Msk   (0xFFUL << CAN_TDL2R_DATA2_Pos)

0x00FF0000

◆ CAN_TDL2R_DATA3

#define CAN_TDL2R_DATA3   CAN_TDL2R_DATA3_Msk

Data byte 3

◆ CAN_TDL2R_DATA3_Msk

#define CAN_TDL2R_DATA3_Msk   (0xFFUL << CAN_TDL2R_DATA3_Pos)

0xFF000000

◆ CAN_TDT0R_DLC

#define CAN_TDT0R_DLC   CAN_TDT0R_DLC_Msk

Data Length Code

◆ CAN_TDT0R_DLC_Msk

#define CAN_TDT0R_DLC_Msk   (0xFUL << CAN_TDT0R_DLC_Pos)

0x0000000F

◆ CAN_TDT0R_TGT

#define CAN_TDT0R_TGT   CAN_TDT0R_TGT_Msk

Transmit Global Time

◆ CAN_TDT0R_TGT_Msk

#define CAN_TDT0R_TGT_Msk   (0x1UL << CAN_TDT0R_TGT_Pos)

0x00000100

◆ CAN_TDT0R_TIME

#define CAN_TDT0R_TIME   CAN_TDT0R_TIME_Msk

Message Time Stamp

◆ CAN_TDT0R_TIME_Msk

#define CAN_TDT0R_TIME_Msk   (0xFFFFUL << CAN_TDT0R_TIME_Pos)

0xFFFF0000

◆ CAN_TDT1R_DLC

#define CAN_TDT1R_DLC   CAN_TDT1R_DLC_Msk

Data Length Code

◆ CAN_TDT1R_DLC_Msk

#define CAN_TDT1R_DLC_Msk   (0xFUL << CAN_TDT1R_DLC_Pos)

0x0000000F

◆ CAN_TDT1R_TGT

#define CAN_TDT1R_TGT   CAN_TDT1R_TGT_Msk

Transmit Global Time

◆ CAN_TDT1R_TGT_Msk

#define CAN_TDT1R_TGT_Msk   (0x1UL << CAN_TDT1R_TGT_Pos)

0x00000100

◆ CAN_TDT1R_TIME

#define CAN_TDT1R_TIME   CAN_TDT1R_TIME_Msk

Message Time Stamp

◆ CAN_TDT1R_TIME_Msk

#define CAN_TDT1R_TIME_Msk   (0xFFFFUL << CAN_TDT1R_TIME_Pos)

0xFFFF0000

◆ CAN_TDT2R_DLC

#define CAN_TDT2R_DLC   CAN_TDT2R_DLC_Msk

Data Length Code

◆ CAN_TDT2R_DLC_Msk

#define CAN_TDT2R_DLC_Msk   (0xFUL << CAN_TDT2R_DLC_Pos)

0x0000000F

◆ CAN_TDT2R_TGT

#define CAN_TDT2R_TGT   CAN_TDT2R_TGT_Msk

Transmit Global Time

◆ CAN_TDT2R_TGT_Msk

#define CAN_TDT2R_TGT_Msk   (0x1UL << CAN_TDT2R_TGT_Pos)

0x00000100

◆ CAN_TDT2R_TIME

#define CAN_TDT2R_TIME   CAN_TDT2R_TIME_Msk

Message Time Stamp

◆ CAN_TDT2R_TIME_Msk

#define CAN_TDT2R_TIME_Msk   (0xFFFFUL << CAN_TDT2R_TIME_Pos)

0xFFFF0000

◆ CAN_TI0R_EXID

#define CAN_TI0R_EXID   CAN_TI0R_EXID_Msk

Extended Identifier

◆ CAN_TI0R_EXID_Msk

#define CAN_TI0R_EXID_Msk   (0x3FFFFUL << CAN_TI0R_EXID_Pos)

0x001FFFF8

◆ CAN_TI0R_IDE

#define CAN_TI0R_IDE   CAN_TI0R_IDE_Msk

Identifier Extension

◆ CAN_TI0R_IDE_Msk

#define CAN_TI0R_IDE_Msk   (0x1UL << CAN_TI0R_IDE_Pos)

0x00000004

◆ CAN_TI0R_RTR

#define CAN_TI0R_RTR   CAN_TI0R_RTR_Msk

Remote Transmission Request

◆ CAN_TI0R_RTR_Msk

#define CAN_TI0R_RTR_Msk   (0x1UL << CAN_TI0R_RTR_Pos)

0x00000002

◆ CAN_TI0R_STID

#define CAN_TI0R_STID   CAN_TI0R_STID_Msk

Standard Identifier or Extended Identifier

◆ CAN_TI0R_STID_Msk

#define CAN_TI0R_STID_Msk   (0x7FFUL << CAN_TI0R_STID_Pos)

0xFFE00000

◆ CAN_TI0R_TXRQ

#define CAN_TI0R_TXRQ   CAN_TI0R_TXRQ_Msk

Transmit Mailbox Request

◆ CAN_TI0R_TXRQ_Msk

#define CAN_TI0R_TXRQ_Msk   (0x1UL << CAN_TI0R_TXRQ_Pos)

0x00000001

◆ CAN_TI1R_EXID

#define CAN_TI1R_EXID   CAN_TI1R_EXID_Msk

Extended Identifier

◆ CAN_TI1R_EXID_Msk

#define CAN_TI1R_EXID_Msk   (0x3FFFFUL << CAN_TI1R_EXID_Pos)

0x001FFFF8

◆ CAN_TI1R_IDE

#define CAN_TI1R_IDE   CAN_TI1R_IDE_Msk

Identifier Extension

◆ CAN_TI1R_IDE_Msk

#define CAN_TI1R_IDE_Msk   (0x1UL << CAN_TI1R_IDE_Pos)

0x00000004

◆ CAN_TI1R_RTR

#define CAN_TI1R_RTR   CAN_TI1R_RTR_Msk

Remote Transmission Request

◆ CAN_TI1R_RTR_Msk

#define CAN_TI1R_RTR_Msk   (0x1UL << CAN_TI1R_RTR_Pos)

0x00000002

◆ CAN_TI1R_STID

#define CAN_TI1R_STID   CAN_TI1R_STID_Msk

Standard Identifier or Extended Identifier

◆ CAN_TI1R_STID_Msk

#define CAN_TI1R_STID_Msk   (0x7FFUL << CAN_TI1R_STID_Pos)

0xFFE00000

◆ CAN_TI1R_TXRQ

#define CAN_TI1R_TXRQ   CAN_TI1R_TXRQ_Msk

Transmit Mailbox Request

◆ CAN_TI1R_TXRQ_Msk

#define CAN_TI1R_TXRQ_Msk   (0x1UL << CAN_TI1R_TXRQ_Pos)

0x00000001

◆ CAN_TI2R_EXID

#define CAN_TI2R_EXID   CAN_TI2R_EXID_Msk

Extended identifier

◆ CAN_TI2R_EXID_Msk

#define CAN_TI2R_EXID_Msk   (0x3FFFFUL << CAN_TI2R_EXID_Pos)

0x001FFFF8

◆ CAN_TI2R_IDE

#define CAN_TI2R_IDE   CAN_TI2R_IDE_Msk

Identifier Extension

◆ CAN_TI2R_IDE_Msk

#define CAN_TI2R_IDE_Msk   (0x1UL << CAN_TI2R_IDE_Pos)

0x00000004

◆ CAN_TI2R_RTR

#define CAN_TI2R_RTR   CAN_TI2R_RTR_Msk

Remote Transmission Request

◆ CAN_TI2R_RTR_Msk

#define CAN_TI2R_RTR_Msk   (0x1UL << CAN_TI2R_RTR_Pos)

0x00000002

◆ CAN_TI2R_STID

#define CAN_TI2R_STID   CAN_TI2R_STID_Msk

Standard Identifier or Extended Identifier

◆ CAN_TI2R_STID_Msk

#define CAN_TI2R_STID_Msk   (0x7FFUL << CAN_TI2R_STID_Pos)

0xFFE00000

◆ CAN_TI2R_TXRQ

#define CAN_TI2R_TXRQ   CAN_TI2R_TXRQ_Msk

Transmit Mailbox Request

◆ CAN_TI2R_TXRQ_Msk

#define CAN_TI2R_TXRQ_Msk   (0x1UL << CAN_TI2R_TXRQ_Pos)

0x00000001

◆ CAN_TSR_ABRQ0

#define CAN_TSR_ABRQ0   CAN_TSR_ABRQ0_Msk

Abort Request for Mailbox0

◆ CAN_TSR_ABRQ0_Msk

#define CAN_TSR_ABRQ0_Msk   (0x1UL << CAN_TSR_ABRQ0_Pos)

0x00000080

◆ CAN_TSR_ABRQ1

#define CAN_TSR_ABRQ1   CAN_TSR_ABRQ1_Msk

Abort Request for Mailbox 1

◆ CAN_TSR_ABRQ1_Msk

#define CAN_TSR_ABRQ1_Msk   (0x1UL << CAN_TSR_ABRQ1_Pos)

0x00008000

◆ CAN_TSR_ABRQ2

#define CAN_TSR_ABRQ2   CAN_TSR_ABRQ2_Msk

Abort Request for Mailbox 2

◆ CAN_TSR_ABRQ2_Msk

#define CAN_TSR_ABRQ2_Msk   (0x1UL << CAN_TSR_ABRQ2_Pos)

0x00800000

◆ CAN_TSR_ALST0

#define CAN_TSR_ALST0   CAN_TSR_ALST0_Msk

Arbitration Lost for Mailbox0

◆ CAN_TSR_ALST0_Msk

#define CAN_TSR_ALST0_Msk   (0x1UL << CAN_TSR_ALST0_Pos)

0x00000004

◆ CAN_TSR_ALST1

#define CAN_TSR_ALST1   CAN_TSR_ALST1_Msk

Arbitration Lost for Mailbox1

◆ CAN_TSR_ALST1_Msk

#define CAN_TSR_ALST1_Msk   (0x1UL << CAN_TSR_ALST1_Pos)

0x00000400

◆ CAN_TSR_ALST2

#define CAN_TSR_ALST2   CAN_TSR_ALST2_Msk

Arbitration Lost for mailbox 2

◆ CAN_TSR_ALST2_Msk

#define CAN_TSR_ALST2_Msk   (0x1UL << CAN_TSR_ALST2_Pos)

0x00040000

◆ CAN_TSR_CODE

#define CAN_TSR_CODE   CAN_TSR_CODE_Msk

Mailbox Code

◆ CAN_TSR_CODE_Msk

#define CAN_TSR_CODE_Msk   (0x3UL << CAN_TSR_CODE_Pos)

0x03000000

◆ CAN_TSR_LOW

#define CAN_TSR_LOW   CAN_TSR_LOW_Msk

LOW[2:0] bits

◆ CAN_TSR_LOW0

#define CAN_TSR_LOW0   CAN_TSR_LOW0_Msk

Lowest Priority Flag for Mailbox 0

◆ CAN_TSR_LOW0_Msk

#define CAN_TSR_LOW0_Msk   (0x1UL << CAN_TSR_LOW0_Pos)

0x20000000

◆ CAN_TSR_LOW1

#define CAN_TSR_LOW1   CAN_TSR_LOW1_Msk

Lowest Priority Flag for Mailbox 1

◆ CAN_TSR_LOW1_Msk

#define CAN_TSR_LOW1_Msk   (0x1UL << CAN_TSR_LOW1_Pos)

0x40000000

◆ CAN_TSR_LOW2

#define CAN_TSR_LOW2   CAN_TSR_LOW2_Msk

Lowest Priority Flag for Mailbox 2

◆ CAN_TSR_LOW2_Msk

#define CAN_TSR_LOW2_Msk   (0x1UL << CAN_TSR_LOW2_Pos)

0x80000000

◆ CAN_TSR_LOW_Msk

#define CAN_TSR_LOW_Msk   (0x7UL << CAN_TSR_LOW_Pos)

0xE0000000

◆ CAN_TSR_RQCP0

#define CAN_TSR_RQCP0   CAN_TSR_RQCP0_Msk

Request Completed Mailbox0

◆ CAN_TSR_RQCP0_Msk

#define CAN_TSR_RQCP0_Msk   (0x1UL << CAN_TSR_RQCP0_Pos)

0x00000001

◆ CAN_TSR_RQCP1

#define CAN_TSR_RQCP1   CAN_TSR_RQCP1_Msk

Request Completed Mailbox1

◆ CAN_TSR_RQCP1_Msk

#define CAN_TSR_RQCP1_Msk   (0x1UL << CAN_TSR_RQCP1_Pos)

0x00000100

◆ CAN_TSR_RQCP2

#define CAN_TSR_RQCP2   CAN_TSR_RQCP2_Msk

Request Completed Mailbox2

◆ CAN_TSR_RQCP2_Msk

#define CAN_TSR_RQCP2_Msk   (0x1UL << CAN_TSR_RQCP2_Pos)

0x00010000

◆ CAN_TSR_TERR0

#define CAN_TSR_TERR0   CAN_TSR_TERR0_Msk

Transmission Error of Mailbox0

◆ CAN_TSR_TERR0_Msk

#define CAN_TSR_TERR0_Msk   (0x1UL << CAN_TSR_TERR0_Pos)

0x00000008

◆ CAN_TSR_TERR1

#define CAN_TSR_TERR1   CAN_TSR_TERR1_Msk

Transmission Error of Mailbox1

◆ CAN_TSR_TERR1_Msk

#define CAN_TSR_TERR1_Msk   (0x1UL << CAN_TSR_TERR1_Pos)

0x00000800

◆ CAN_TSR_TERR2

#define CAN_TSR_TERR2   CAN_TSR_TERR2_Msk

Transmission Error of Mailbox 2

◆ CAN_TSR_TERR2_Msk

#define CAN_TSR_TERR2_Msk   (0x1UL << CAN_TSR_TERR2_Pos)

0x00080000

◆ CAN_TSR_TME

#define CAN_TSR_TME   CAN_TSR_TME_Msk

TME[2:0] bits

◆ CAN_TSR_TME0

#define CAN_TSR_TME0   CAN_TSR_TME0_Msk

Transmit Mailbox 0 Empty

◆ CAN_TSR_TME0_Msk

#define CAN_TSR_TME0_Msk   (0x1UL << CAN_TSR_TME0_Pos)

0x04000000

◆ CAN_TSR_TME1

#define CAN_TSR_TME1   CAN_TSR_TME1_Msk

Transmit Mailbox 1 Empty

◆ CAN_TSR_TME1_Msk

#define CAN_TSR_TME1_Msk   (0x1UL << CAN_TSR_TME1_Pos)

0x08000000

◆ CAN_TSR_TME2

#define CAN_TSR_TME2   CAN_TSR_TME2_Msk

Transmit Mailbox 2 Empty

◆ CAN_TSR_TME2_Msk

#define CAN_TSR_TME2_Msk   (0x1UL << CAN_TSR_TME2_Pos)

0x10000000

◆ CAN_TSR_TME_Msk

#define CAN_TSR_TME_Msk   (0x7UL << CAN_TSR_TME_Pos)

0x1C000000

◆ CAN_TSR_TXOK0

#define CAN_TSR_TXOK0   CAN_TSR_TXOK0_Msk

Transmission OK of Mailbox0

◆ CAN_TSR_TXOK0_Msk

#define CAN_TSR_TXOK0_Msk   (0x1UL << CAN_TSR_TXOK0_Pos)

0x00000002

◆ CAN_TSR_TXOK1

#define CAN_TSR_TXOK1   CAN_TSR_TXOK1_Msk

Transmission OK of Mailbox1

◆ CAN_TSR_TXOK1_Msk

#define CAN_TSR_TXOK1_Msk   (0x1UL << CAN_TSR_TXOK1_Pos)

0x00000200

◆ CAN_TSR_TXOK2

#define CAN_TSR_TXOK2   CAN_TSR_TXOK2_Msk

Transmission OK of Mailbox 2

◆ CAN_TSR_TXOK2_Msk

#define CAN_TSR_TXOK2_Msk   (0x1UL << CAN_TSR_TXOK2_Pos)

0x00020000

◆ CEC_CFGR_BRDNOGEN

#define CEC_CFGR_BRDNOGEN   CEC_CFGR_BRDNOGEN_Msk

CEC Broadcast no Error generation

◆ CEC_CFGR_BRDNOGEN_Msk

#define CEC_CFGR_BRDNOGEN_Msk   (0x1UL << CEC_CFGR_BRDNOGEN_Pos)

0x00000080

◆ CEC_CFGR_BREGEN

#define CEC_CFGR_BREGEN   CEC_CFGR_BREGEN_Msk

CEC Bit Rising Error generation

◆ CEC_CFGR_BREGEN_Msk

#define CEC_CFGR_BREGEN_Msk   (0x1UL << CEC_CFGR_BREGEN_Pos)

0x00000020

◆ CEC_CFGR_BRESTP

#define CEC_CFGR_BRESTP   CEC_CFGR_BRESTP_Msk

CEC Rx Stop

◆ CEC_CFGR_BRESTP_Msk

#define CEC_CFGR_BRESTP_Msk   (0x1UL << CEC_CFGR_BRESTP_Pos)

0x00000010

◆ CEC_CFGR_LBPEGEN

#define CEC_CFGR_LBPEGEN   CEC_CFGR_LBPEGEN_Msk

CEC Long Period Error generation

◆ CEC_CFGR_LBPEGEN_Msk

#define CEC_CFGR_LBPEGEN_Msk   (0x1UL << CEC_CFGR_LBPEGEN_Pos)

0x00000040

◆ CEC_CFGR_LSTN

#define CEC_CFGR_LSTN   CEC_CFGR_LSTN_Msk

CEC Listen mode

◆ CEC_CFGR_LSTN_Msk

#define CEC_CFGR_LSTN_Msk   (0x1UL << CEC_CFGR_LSTN_Pos)

0x80000000

◆ CEC_CFGR_OAR

#define CEC_CFGR_OAR   CEC_CFGR_OAR_Msk

CEC Own Address

◆ CEC_CFGR_OAR_Msk

#define CEC_CFGR_OAR_Msk   (0x7FFFUL << CEC_CFGR_OAR_Pos)

0x7FFF0000

◆ CEC_CFGR_RXTOL

#define CEC_CFGR_RXTOL   CEC_CFGR_RXTOL_Msk

CEC Tolerance

◆ CEC_CFGR_RXTOL_Msk

#define CEC_CFGR_RXTOL_Msk   (0x1UL << CEC_CFGR_RXTOL_Pos)

0x00000008

◆ CEC_CFGR_SFT

#define CEC_CFGR_SFT   CEC_CFGR_SFT_Msk

CEC Signal Free Time

◆ CEC_CFGR_SFT_Msk

#define CEC_CFGR_SFT_Msk   (0x7UL << CEC_CFGR_SFT_Pos)

0x00000007

◆ CEC_CFGR_SFTOPT

#define CEC_CFGR_SFTOPT   CEC_CFGR_SFTOPT_Msk

CEC Signal Free Time optional

◆ CEC_CFGR_SFTOPT_Msk

#define CEC_CFGR_SFTOPT_Msk   (0x1UL << CEC_CFGR_SFTOPT_Pos)

0x00000100

◆ CEC_CR_CECEN

#define CEC_CR_CECEN   CEC_CR_CECEN_Msk

CEC Enable

◆ CEC_CR_CECEN_Msk

#define CEC_CR_CECEN_Msk   (0x1UL << CEC_CR_CECEN_Pos)

0x00000001

◆ CEC_CR_TXEOM

#define CEC_CR_TXEOM   CEC_CR_TXEOM_Msk

CEC Tx End Of Message

◆ CEC_CR_TXEOM_Msk

#define CEC_CR_TXEOM_Msk   (0x1UL << CEC_CR_TXEOM_Pos)

0x00000004

◆ CEC_CR_TXSOM

#define CEC_CR_TXSOM   CEC_CR_TXSOM_Msk

CEC Tx Start Of Message

◆ CEC_CR_TXSOM_Msk

#define CEC_CR_TXSOM_Msk   (0x1UL << CEC_CR_TXSOM_Pos)

0x00000002

◆ CEC_IER_ARBLSTIE

#define CEC_IER_ARBLSTIE   CEC_IER_ARBLSTIE_Msk

CEC Arbitration Lost IT Enable

◆ CEC_IER_ARBLSTIE_Msk

#define CEC_IER_ARBLSTIE_Msk   (0x1UL << CEC_IER_ARBLSTIE_Pos)

0x00000080

◆ CEC_IER_BREIE

#define CEC_IER_BREIE   CEC_IER_BREIE_Msk

CEC Rx Bit Rising Error IT Enable

◆ CEC_IER_BREIE_Msk

#define CEC_IER_BREIE_Msk   (0x1UL << CEC_IER_BREIE_Pos)

0x00000008

◆ CEC_IER_LBPEIE

#define CEC_IER_LBPEIE   CEC_IER_LBPEIE_Msk

CEC Rx Long Bit period Error IT Enable

◆ CEC_IER_LBPEIE_Msk

#define CEC_IER_LBPEIE_Msk   (0x1UL << CEC_IER_LBPEIE_Pos)

0x00000020

◆ CEC_IER_RXACKEIE

#define CEC_IER_RXACKEIE   CEC_IER_RXACKEIE_Msk

CEC Rx Missing Acknowledge IT Enable

◆ CEC_IER_RXACKEIE_Msk

#define CEC_IER_RXACKEIE_Msk   (0x1UL << CEC_IER_RXACKEIE_Pos)

0x00000040

◆ CEC_IER_RXBRIE

#define CEC_IER_RXBRIE   CEC_IER_RXBRIE_Msk

CEC Rx-Byte Received IT Enable

◆ CEC_IER_RXBRIE_Msk

#define CEC_IER_RXBRIE_Msk   (0x1UL << CEC_IER_RXBRIE_Pos)

0x00000001

◆ CEC_IER_RXENDIE

#define CEC_IER_RXENDIE   CEC_IER_RXENDIE_Msk

CEC End Of Reception IT Enable

◆ CEC_IER_RXENDIE_Msk

#define CEC_IER_RXENDIE_Msk   (0x1UL << CEC_IER_RXENDIE_Pos)

0x00000002

◆ CEC_IER_RXOVRIE

#define CEC_IER_RXOVRIE   CEC_IER_RXOVRIE_Msk

CEC Rx-Overrun IT Enable

◆ CEC_IER_RXOVRIE_Msk

#define CEC_IER_RXOVRIE_Msk   (0x1UL << CEC_IER_RXOVRIE_Pos)

0x00000004

◆ CEC_IER_SBPEIE

#define CEC_IER_SBPEIE   CEC_IER_SBPEIE_Msk

CEC Rx Short Bit period Error IT Enable

◆ CEC_IER_SBPEIE_Msk

#define CEC_IER_SBPEIE_Msk   (0x1UL << CEC_IER_SBPEIE_Pos)

0x00000010

◆ CEC_IER_TXACKEIE

#define CEC_IER_TXACKEIE   CEC_IER_TXACKEIE_Msk

CEC Tx Missing Acknowledge IT Enable

◆ CEC_IER_TXACKEIE_Msk

#define CEC_IER_TXACKEIE_Msk   (0x1UL << CEC_IER_TXACKEIE_Pos)

0x00001000

◆ CEC_IER_TXBRIE

#define CEC_IER_TXBRIE   CEC_IER_TXBRIE_Msk

CEC Tx Byte Request IT Enable

◆ CEC_IER_TXBRIE_Msk

#define CEC_IER_TXBRIE_Msk   (0x1UL << CEC_IER_TXBRIE_Pos)

0x00000100

◆ CEC_IER_TXENDIE

#define CEC_IER_TXENDIE   CEC_IER_TXENDIE_Msk

CEC End of Transmission IT Enable

◆ CEC_IER_TXENDIE_Msk

#define CEC_IER_TXENDIE_Msk   (0x1UL << CEC_IER_TXENDIE_Pos)

0x00000200

◆ CEC_IER_TXERRIE

#define CEC_IER_TXERRIE   CEC_IER_TXERRIE_Msk

CEC Tx-Error IT Enable

◆ CEC_IER_TXERRIE_Msk

#define CEC_IER_TXERRIE_Msk   (0x1UL << CEC_IER_TXERRIE_Pos)

0x00000800

◆ CEC_IER_TXUDRIE

#define CEC_IER_TXUDRIE   CEC_IER_TXUDRIE_Msk

CEC Tx-Buffer Underrun IT Enable

◆ CEC_IER_TXUDRIE_Msk

#define CEC_IER_TXUDRIE_Msk   (0x1UL << CEC_IER_TXUDRIE_Pos)

0x00000400

◆ CEC_ISR_ARBLST

#define CEC_ISR_ARBLST   CEC_ISR_ARBLST_Msk

CEC Arbitration Lost

◆ CEC_ISR_ARBLST_Msk

#define CEC_ISR_ARBLST_Msk   (0x1UL << CEC_ISR_ARBLST_Pos)

0x00000080

◆ CEC_ISR_BRE

#define CEC_ISR_BRE   CEC_ISR_BRE_Msk

CEC Rx Bit Rising Error

◆ CEC_ISR_BRE_Msk

#define CEC_ISR_BRE_Msk   (0x1UL << CEC_ISR_BRE_Pos)

0x00000008

◆ CEC_ISR_LBPE

#define CEC_ISR_LBPE   CEC_ISR_LBPE_Msk

CEC Rx Long Bit period Error

◆ CEC_ISR_LBPE_Msk

#define CEC_ISR_LBPE_Msk   (0x1UL << CEC_ISR_LBPE_Pos)

0x00000020

◆ CEC_ISR_RXACKE

#define CEC_ISR_RXACKE   CEC_ISR_RXACKE_Msk

CEC Rx Missing Acknowledge

◆ CEC_ISR_RXACKE_Msk

#define CEC_ISR_RXACKE_Msk   (0x1UL << CEC_ISR_RXACKE_Pos)

0x00000040

◆ CEC_ISR_RXBR

#define CEC_ISR_RXBR   CEC_ISR_RXBR_Msk

CEC Rx-Byte Received

◆ CEC_ISR_RXBR_Msk

#define CEC_ISR_RXBR_Msk   (0x1UL << CEC_ISR_RXBR_Pos)

0x00000001

◆ CEC_ISR_RXEND

#define CEC_ISR_RXEND   CEC_ISR_RXEND_Msk

CEC End Of Reception

◆ CEC_ISR_RXEND_Msk

#define CEC_ISR_RXEND_Msk   (0x1UL << CEC_ISR_RXEND_Pos)

0x00000002

◆ CEC_ISR_RXOVR

#define CEC_ISR_RXOVR   CEC_ISR_RXOVR_Msk

CEC Rx-Overrun

◆ CEC_ISR_RXOVR_Msk

#define CEC_ISR_RXOVR_Msk   (0x1UL << CEC_ISR_RXOVR_Pos)

0x00000004

◆ CEC_ISR_SBPE

#define CEC_ISR_SBPE   CEC_ISR_SBPE_Msk

CEC Rx Short Bit period Error

◆ CEC_ISR_SBPE_Msk

#define CEC_ISR_SBPE_Msk   (0x1UL << CEC_ISR_SBPE_Pos)

0x00000010

◆ CEC_ISR_TXACKE

#define CEC_ISR_TXACKE   CEC_ISR_TXACKE_Msk

CEC Tx Missing Acknowledge

◆ CEC_ISR_TXACKE_Msk

#define CEC_ISR_TXACKE_Msk   (0x1UL << CEC_ISR_TXACKE_Pos)

0x00001000

◆ CEC_ISR_TXBR

#define CEC_ISR_TXBR   CEC_ISR_TXBR_Msk

CEC Tx Byte Request

◆ CEC_ISR_TXBR_Msk

#define CEC_ISR_TXBR_Msk   (0x1UL << CEC_ISR_TXBR_Pos)

0x00000100

◆ CEC_ISR_TXEND

#define CEC_ISR_TXEND   CEC_ISR_TXEND_Msk

CEC End of Transmission

◆ CEC_ISR_TXEND_Msk

#define CEC_ISR_TXEND_Msk   (0x1UL << CEC_ISR_TXEND_Pos)

0x00000200

◆ CEC_ISR_TXERR

#define CEC_ISR_TXERR   CEC_ISR_TXERR_Msk

CEC Tx-Error

◆ CEC_ISR_TXERR_Msk

#define CEC_ISR_TXERR_Msk   (0x1UL << CEC_ISR_TXERR_Pos)

0x00000800

◆ CEC_ISR_TXUDR

#define CEC_ISR_TXUDR   CEC_ISR_TXUDR_Msk

CEC Tx-Buffer Underrun

◆ CEC_ISR_TXUDR_Msk

#define CEC_ISR_TXUDR_Msk   (0x1UL << CEC_ISR_TXUDR_Pos)

0x00000400

◆ CEC_RXDR_RXD

#define CEC_RXDR_RXD   CEC_RXDR_RXD_Msk

CEC Rx Data

◆ CEC_RXDR_RXD_Msk

#define CEC_RXDR_RXD_Msk   (0xFFU << CEC_RXDR_RXD_Pos)

0x000000FF

◆ CEC_TXDR_TXD

#define CEC_TXDR_TXD   CEC_TXDR_TXD_Msk

CEC Tx Data

◆ CEC_TXDR_TXD_Msk

#define CEC_TXDR_TXD_Msk   (0xFFUL << CEC_TXDR_TXD_Pos)

0x000000FF

◆ CRC_CR_POLYSIZE

#define CRC_CR_POLYSIZE   CRC_CR_POLYSIZE_Msk

Polynomial size bits

◆ CRC_CR_POLYSIZE_0

#define CRC_CR_POLYSIZE_0   (0x1UL << CRC_CR_POLYSIZE_Pos)

0x00000008

◆ CRC_CR_POLYSIZE_1

#define CRC_CR_POLYSIZE_1   (0x2UL << CRC_CR_POLYSIZE_Pos)

0x00000010

◆ CRC_CR_POLYSIZE_Msk

#define CRC_CR_POLYSIZE_Msk   (0x3UL << CRC_CR_POLYSIZE_Pos)

0x00000018

◆ CRC_CR_RESET

#define CRC_CR_RESET   CRC_CR_RESET_Msk

RESET the CRC computation unit bit

◆ CRC_CR_RESET_Msk

#define CRC_CR_RESET_Msk   (0x1UL << CRC_CR_RESET_Pos)

0x00000001

◆ CRC_CR_REV_IN

#define CRC_CR_REV_IN   CRC_CR_REV_IN_Msk

REV_IN Reverse Input Data bits

◆ CRC_CR_REV_IN_0

#define CRC_CR_REV_IN_0   (0x1UL << CRC_CR_REV_IN_Pos)

0x00000020

◆ CRC_CR_REV_IN_1

#define CRC_CR_REV_IN_1   (0x2UL << CRC_CR_REV_IN_Pos)

0x00000040

◆ CRC_CR_REV_IN_Msk

#define CRC_CR_REV_IN_Msk   (0x3UL << CRC_CR_REV_IN_Pos)

0x00000060

◆ CRC_CR_REV_OUT

#define CRC_CR_REV_OUT   CRC_CR_REV_OUT_Msk

REV_OUT Reverse Output Data bits

◆ CRC_CR_REV_OUT_Msk

#define CRC_CR_REV_OUT_Msk   (0x1UL << CRC_CR_REV_OUT_Pos)

0x00000080

◆ CRC_DR_DR

#define CRC_DR_DR   CRC_DR_DR_Msk

Data register bits

◆ CRC_DR_DR_Msk

#define CRC_DR_DR_Msk   (0xFFFFFFFFUL << CRC_DR_DR_Pos)

0xFFFFFFFF

◆ CRC_IDR_IDR

#define CRC_IDR_IDR   CRC_IDR_IDR_Msk

General-purpose 8-bit data register bits

◆ CRC_IDR_IDR_Msk

#define CRC_IDR_IDR_Msk   (0xFFUL << CRC_IDR_IDR_Pos)

0x000000FF

◆ CRC_INIT_INIT

#define CRC_INIT_INIT   CRC_INIT_INIT_Msk

Initial CRC value bits

◆ CRC_INIT_INIT_Msk

#define CRC_INIT_INIT_Msk   (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)

0xFFFFFFFF

◆ CRC_POL_POL

#define CRC_POL_POL   CRC_POL_POL_Msk

Coefficients of the polynomial

◆ CRC_POL_POL_Msk

#define CRC_POL_POL_Msk   (0xFFFFFFFFUL << CRC_POL_POL_Pos)

0xFFFFFFFF

◆ DAC_CR_BOFF1

#define DAC_CR_BOFF1   DAC_CR_BOFF1_Msk

DAC channel1 output buffer disable

◆ DAC_CR_BOFF1_Msk

#define DAC_CR_BOFF1_Msk   (0x1UL << DAC_CR_BOFF1_Pos)

0x00000002

◆ DAC_CR_BOFF2

#define DAC_CR_BOFF2   DAC_CR_BOFF2_Msk

DAC channel2 output buffer disable

◆ DAC_CR_BOFF2_Msk

#define DAC_CR_BOFF2_Msk   (0x1UL << DAC_CR_BOFF2_Pos)

0x00020000

◆ DAC_CR_DMAEN1

#define DAC_CR_DMAEN1   DAC_CR_DMAEN1_Msk

DAC channel1 DMA enable

◆ DAC_CR_DMAEN1_Msk

#define DAC_CR_DMAEN1_Msk   (0x1UL << DAC_CR_DMAEN1_Pos)

0x00001000

◆ DAC_CR_DMAEN2

#define DAC_CR_DMAEN2   DAC_CR_DMAEN2_Msk

DAC channel2 DMA enable

◆ DAC_CR_DMAEN2_Msk

#define DAC_CR_DMAEN2_Msk   (0x1UL << DAC_CR_DMAEN2_Pos)

0x10000000

◆ DAC_CR_DMAUDRIE1

#define DAC_CR_DMAUDRIE1   DAC_CR_DMAUDRIE1_Msk

DAC channel1 DMA underrun interrupt enable

◆ DAC_CR_DMAUDRIE1_Msk

#define DAC_CR_DMAUDRIE1_Msk   (0x1UL << DAC_CR_DMAUDRIE1_Pos)

0x00002000

◆ DAC_CR_DMAUDRIE2

#define DAC_CR_DMAUDRIE2   DAC_CR_DMAUDRIE2_Msk

DAC channel2 DMA underrun interrupt enable

◆ DAC_CR_DMAUDRIE2_Msk

#define DAC_CR_DMAUDRIE2_Msk   (0x1UL << DAC_CR_DMAUDRIE2_Pos)

0x20000000

◆ DAC_CR_EN1

#define DAC_CR_EN1   DAC_CR_EN1_Msk

DAC channel1 enable

◆ DAC_CR_EN1_Msk

#define DAC_CR_EN1_Msk   (0x1UL << DAC_CR_EN1_Pos)

0x00000001

◆ DAC_CR_EN2

#define DAC_CR_EN2   DAC_CR_EN2_Msk

DAC channel2 enable

◆ DAC_CR_EN2_Msk

#define DAC_CR_EN2_Msk   (0x1UL << DAC_CR_EN2_Pos)

0x00010000

◆ DAC_CR_MAMP1

#define DAC_CR_MAMP1   DAC_CR_MAMP1_Msk

MAMP13:0

◆ DAC_CR_MAMP1_0

#define DAC_CR_MAMP1_0   (0x1UL << DAC_CR_MAMP1_Pos)

0x00000100

◆ DAC_CR_MAMP1_1

#define DAC_CR_MAMP1_1   (0x2UL << DAC_CR_MAMP1_Pos)

0x00000200

◆ DAC_CR_MAMP1_2

#define DAC_CR_MAMP1_2   (0x4UL << DAC_CR_MAMP1_Pos)

0x00000400

◆ DAC_CR_MAMP1_3

#define DAC_CR_MAMP1_3   (0x8UL << DAC_CR_MAMP1_Pos)

0x00000800

◆ DAC_CR_MAMP1_Msk

#define DAC_CR_MAMP1_Msk   (0xFUL << DAC_CR_MAMP1_Pos)

0x00000F00

◆ DAC_CR_MAMP2

#define DAC_CR_MAMP2   DAC_CR_MAMP2_Msk

MAMP23:0

◆ DAC_CR_MAMP2_0

#define DAC_CR_MAMP2_0   (0x1UL << DAC_CR_MAMP2_Pos)

0x01000000

◆ DAC_CR_MAMP2_1

#define DAC_CR_MAMP2_1   (0x2UL << DAC_CR_MAMP2_Pos)

0x02000000

◆ DAC_CR_MAMP2_2

#define DAC_CR_MAMP2_2   (0x4UL << DAC_CR_MAMP2_Pos)

0x04000000

◆ DAC_CR_MAMP2_3

#define DAC_CR_MAMP2_3   (0x8UL << DAC_CR_MAMP2_Pos)

0x08000000

◆ DAC_CR_MAMP2_Msk

#define DAC_CR_MAMP2_Msk   (0xFUL << DAC_CR_MAMP2_Pos)

0x0F000000

◆ DAC_CR_TEN1

#define DAC_CR_TEN1   DAC_CR_TEN1_Msk

DAC channel1 Trigger enable

◆ DAC_CR_TEN1_Msk

#define DAC_CR_TEN1_Msk   (0x1UL << DAC_CR_TEN1_Pos)

0x00000004

◆ DAC_CR_TEN2

#define DAC_CR_TEN2   DAC_CR_TEN2_Msk

DAC channel2 Trigger enable

◆ DAC_CR_TEN2_Msk

#define DAC_CR_TEN2_Msk   (0x1UL << DAC_CR_TEN2_Pos)

0x00040000

◆ DAC_CR_TSEL1

#define DAC_CR_TSEL1   DAC_CR_TSEL1_Msk

TSEL1[2:0] (DAC channel1 Trigger selection)

◆ DAC_CR_TSEL1_0

#define DAC_CR_TSEL1_0   (0x1UL << DAC_CR_TSEL1_Pos)

0x00000008

◆ DAC_CR_TSEL1_1

#define DAC_CR_TSEL1_1   (0x2UL << DAC_CR_TSEL1_Pos)

0x00000010

◆ DAC_CR_TSEL1_2

#define DAC_CR_TSEL1_2   (0x4UL << DAC_CR_TSEL1_Pos)

0x00000020

◆ DAC_CR_TSEL1_Msk

#define DAC_CR_TSEL1_Msk   (0x7UL << DAC_CR_TSEL1_Pos)

0x00000038

◆ DAC_CR_TSEL2

#define DAC_CR_TSEL2   DAC_CR_TSEL2_Msk

TSEL2[2:0] (DAC channel2 Trigger selection)

◆ DAC_CR_TSEL2_0

#define DAC_CR_TSEL2_0   (0x1UL << DAC_CR_TSEL2_Pos)

0x00080000

◆ DAC_CR_TSEL2_1

#define DAC_CR_TSEL2_1   (0x2UL << DAC_CR_TSEL2_Pos)

0x00100000

◆ DAC_CR_TSEL2_2

#define DAC_CR_TSEL2_2   (0x4UL << DAC_CR_TSEL2_Pos)

0x00200000

◆ DAC_CR_TSEL2_Msk

#define DAC_CR_TSEL2_Msk   (0x7UL << DAC_CR_TSEL2_Pos)

0x00380000

◆ DAC_CR_WAVE1

#define DAC_CR_WAVE1   DAC_CR_WAVE1_Msk

WAVE11:0

◆ DAC_CR_WAVE1_0

#define DAC_CR_WAVE1_0   (0x1UL << DAC_CR_WAVE1_Pos)

0x00000040

◆ DAC_CR_WAVE1_1

#define DAC_CR_WAVE1_1   (0x2UL << DAC_CR_WAVE1_Pos)

0x00000080

◆ DAC_CR_WAVE1_Msk

#define DAC_CR_WAVE1_Msk   (0x3UL << DAC_CR_WAVE1_Pos)

0x000000C0

◆ DAC_CR_WAVE2

#define DAC_CR_WAVE2   DAC_CR_WAVE2_Msk

WAVE21:0

◆ DAC_CR_WAVE2_0

#define DAC_CR_WAVE2_0   (0x1UL << DAC_CR_WAVE2_Pos)

0x00400000

◆ DAC_CR_WAVE2_1

#define DAC_CR_WAVE2_1   (0x2UL << DAC_CR_WAVE2_Pos)

0x00800000

◆ DAC_CR_WAVE2_Msk

#define DAC_CR_WAVE2_Msk   (0x3UL << DAC_CR_WAVE2_Pos)

0x00C00000

◆ DAC_DHR12L1_DACC1DHR

#define DAC_DHR12L1_DACC1DHR   DAC_DHR12L1_DACC1DHR_Msk

DAC channel1 12-bit Left aligned data

◆ DAC_DHR12L1_DACC1DHR_Msk

#define DAC_DHR12L1_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)

0x0000FFF0

◆ DAC_DHR12L2_DACC2DHR

#define DAC_DHR12L2_DACC2DHR   DAC_DHR12L2_DACC2DHR_Msk

DAC channel2 12-bit Left aligned data

◆ DAC_DHR12L2_DACC2DHR_Msk

#define DAC_DHR12L2_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)

0x0000FFF0

◆ DAC_DHR12LD_DACC1DHR

#define DAC_DHR12LD_DACC1DHR   DAC_DHR12LD_DACC1DHR_Msk

DAC channel1 12-bit Left aligned data

◆ DAC_DHR12LD_DACC1DHR_Msk

#define DAC_DHR12LD_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)

0x0000FFF0

◆ DAC_DHR12LD_DACC2DHR

#define DAC_DHR12LD_DACC2DHR   DAC_DHR12LD_DACC2DHR_Msk

DAC channel2 12-bit Left aligned data

◆ DAC_DHR12LD_DACC2DHR_Msk

#define DAC_DHR12LD_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)

0xFFF00000

◆ DAC_DHR12R1_DACC1DHR

#define DAC_DHR12R1_DACC1DHR   DAC_DHR12R1_DACC1DHR_Msk

DAC channel1 12-bit Right aligned data

◆ DAC_DHR12R1_DACC1DHR_Msk

#define DAC_DHR12R1_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)

0x00000FFF

◆ DAC_DHR12R2_DACC2DHR

#define DAC_DHR12R2_DACC2DHR   DAC_DHR12R2_DACC2DHR_Msk

DAC channel2 12-bit Right aligned data

◆ DAC_DHR12R2_DACC2DHR_Msk

#define DAC_DHR12R2_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)

0x00000FFF

◆ DAC_DHR12RD_DACC1DHR

#define DAC_DHR12RD_DACC1DHR   DAC_DHR12RD_DACC1DHR_Msk

DAC channel1 12-bit Right aligned data

◆ DAC_DHR12RD_DACC1DHR_Msk

#define DAC_DHR12RD_DACC1DHR_Msk   (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)

0x00000FFF

◆ DAC_DHR12RD_DACC2DHR

#define DAC_DHR12RD_DACC2DHR   DAC_DHR12RD_DACC2DHR_Msk

DAC channel2 12-bit Right aligned data

◆ DAC_DHR12RD_DACC2DHR_Msk

#define DAC_DHR12RD_DACC2DHR_Msk   (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)

0x0FFF0000

◆ DAC_DHR8R1_DACC1DHR

#define DAC_DHR8R1_DACC1DHR   DAC_DHR8R1_DACC1DHR_Msk

DAC channel1 8-bit Right aligned data

◆ DAC_DHR8R1_DACC1DHR_Msk

#define DAC_DHR8R1_DACC1DHR_Msk   (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)

0x000000FF

◆ DAC_DHR8R2_DACC2DHR

#define DAC_DHR8R2_DACC2DHR   DAC_DHR8R2_DACC2DHR_Msk

DAC channel2 8-bit Right aligned data

◆ DAC_DHR8R2_DACC2DHR_Msk

#define DAC_DHR8R2_DACC2DHR_Msk   (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)

0x000000FF

◆ DAC_DHR8RD_DACC1DHR

#define DAC_DHR8RD_DACC1DHR   DAC_DHR8RD_DACC1DHR_Msk

DAC channel1 8-bit Right aligned data

◆ DAC_DHR8RD_DACC1DHR_Msk

#define DAC_DHR8RD_DACC1DHR_Msk   (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)

0x000000FF

◆ DAC_DHR8RD_DACC2DHR

#define DAC_DHR8RD_DACC2DHR   DAC_DHR8RD_DACC2DHR_Msk

DAC channel2 8-bit Right aligned data

◆ DAC_DHR8RD_DACC2DHR_Msk

#define DAC_DHR8RD_DACC2DHR_Msk   (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)

0x0000FF00

◆ DAC_DOR1_DACC1DOR

#define DAC_DOR1_DACC1DOR   DAC_DOR1_DACC1DOR_Msk

DAC channel1 data output

◆ DAC_DOR1_DACC1DOR_Msk

#define DAC_DOR1_DACC1DOR_Msk   (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)

0x00000FFF

◆ DAC_DOR2_DACC2DOR

#define DAC_DOR2_DACC2DOR   DAC_DOR2_DACC2DOR_Msk

DAC channel2 data output

◆ DAC_DOR2_DACC2DOR_Msk

#define DAC_DOR2_DACC2DOR_Msk   (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)

0x00000FFF

◆ DAC_SR_DMAUDR1

#define DAC_SR_DMAUDR1   DAC_SR_DMAUDR1_Msk

DAC channel1 DMA underrun flag

◆ DAC_SR_DMAUDR1_Msk

#define DAC_SR_DMAUDR1_Msk   (0x1UL << DAC_SR_DMAUDR1_Pos)

0x00002000

◆ DAC_SR_DMAUDR2

#define DAC_SR_DMAUDR2   DAC_SR_DMAUDR2_Msk

DAC channel2 DMA underrun flag

◆ DAC_SR_DMAUDR2_Msk

#define DAC_SR_DMAUDR2_Msk   (0x1UL << DAC_SR_DMAUDR2_Pos)

0x20000000

◆ DAC_SWTRIGR_SWTRIG1

#define DAC_SWTRIGR_SWTRIG1   DAC_SWTRIGR_SWTRIG1_Msk

DAC channel1 software trigger

◆ DAC_SWTRIGR_SWTRIG1_Msk

#define DAC_SWTRIGR_SWTRIG1_Msk   (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)

0x00000001

◆ DAC_SWTRIGR_SWTRIG2

#define DAC_SWTRIGR_SWTRIG2   DAC_SWTRIGR_SWTRIG2_Msk

DAC channel2 software trigger

◆ DAC_SWTRIGR_SWTRIG2_Msk

#define DAC_SWTRIGR_SWTRIG2_Msk   (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)

0x00000002

◆ DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)

0x02000000

◆ DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)

0x04000000

◆ DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos)

0x00002000

◆ DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk

#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)

0x00200000

◆ DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk

#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)

0x00400000

◆ DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk

#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)

0x00800000

◆ DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk

#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos)

0x01000000

◆ DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)

0x00001000

◆ DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos)

0x00000200

◆ DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)

0x00000400

◆ DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)

0x00000040

◆ DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)

0x00000080

◆ DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)

0x00000100

◆ DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)

0x00000001

◆ DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)

0x00000002

◆ DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)

0x00000004

◆ DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)

0x00000008

◆ DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)

0x00000010

◆ DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)

0x00000020

◆ DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk   (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)

0x00000800

◆ DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)

0x00020000

◆ DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)

0x00040000

◆ DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)

0x00000001

◆ DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)

0x00000002

◆ DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk   (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)

0x00010000

◆ DBGMCU_CR_DBG_SLEEP_Msk

#define DBGMCU_CR_DBG_SLEEP_Msk   (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)

0x00000001

◆ DBGMCU_CR_DBG_STANDBY_Msk

#define DBGMCU_CR_DBG_STANDBY_Msk   (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)

0x00000004

◆ DBGMCU_CR_DBG_STOP_Msk

#define DBGMCU_CR_DBG_STOP_Msk   (0x1UL << DBGMCU_CR_DBG_STOP_Pos)

0x00000002

◆ DBGMCU_CR_TRACE_IOEN_Msk

#define DBGMCU_CR_TRACE_IOEN_Msk   (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)

0x00000020

◆ DBGMCU_CR_TRACE_MODE_0

#define DBGMCU_CR_TRACE_MODE_0   (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)

0x00000040

◆ DBGMCU_CR_TRACE_MODE_1

#define DBGMCU_CR_TRACE_MODE_1   (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)

0x00000080

◆ DBGMCU_CR_TRACE_MODE_Msk

#define DBGMCU_CR_TRACE_MODE_Msk   (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)

0x000000C0

◆ DBGMCU_IDCODE_DEV_ID_Msk

#define DBGMCU_IDCODE_DEV_ID_Msk   (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)

0x00000FFF

◆ DBGMCU_IDCODE_REV_ID_Msk

#define DBGMCU_IDCODE_REV_ID_Msk   (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)

0xFFFF0000

◆ DCMI_CR_BSM_0

#define DCMI_CR_BSM_0   (0x1UL << DCMI_CR_BSM_Pos)

0x00010000

◆ DCMI_CR_BSM_1

#define DCMI_CR_BSM_1   (0x2UL << DCMI_CR_BSM_Pos)

0x00020000

◆ DCMI_CR_BSM_Msk

#define DCMI_CR_BSM_Msk   (0x3UL << DCMI_CR_BSM_Pos)

0x00030000

◆ DCMI_CR_CAPTURE_Msk

#define DCMI_CR_CAPTURE_Msk   (0x1UL << DCMI_CR_CAPTURE_Pos)

0x00000001

◆ DCMI_CR_CM_Msk

#define DCMI_CR_CM_Msk   (0x1UL << DCMI_CR_CM_Pos)

0x00000002

◆ DCMI_CR_CRE_Msk

#define DCMI_CR_CRE_Msk   (0x1UL << DCMI_CR_CRE_Pos)

0x00001000

◆ DCMI_CR_CROP_Msk

#define DCMI_CR_CROP_Msk   (0x1UL << DCMI_CR_CROP_Pos)

0x00000004

◆ DCMI_CR_ENABLE_Msk

#define DCMI_CR_ENABLE_Msk   (0x1UL << DCMI_CR_ENABLE_Pos)

0x00004000

◆ DCMI_CR_ESS_Msk

#define DCMI_CR_ESS_Msk   (0x1UL << DCMI_CR_ESS_Pos)

0x00000010

◆ DCMI_CR_HSPOL_Msk

#define DCMI_CR_HSPOL_Msk   (0x1UL << DCMI_CR_HSPOL_Pos)

0x00000040

◆ DCMI_CR_JPEG_Msk

#define DCMI_CR_JPEG_Msk   (0x1UL << DCMI_CR_JPEG_Pos)

0x00000008

◆ DCMI_CR_LSM_Msk

#define DCMI_CR_LSM_Msk   (0x1UL << DCMI_CR_LSM_Pos)

0x00080000

◆ DCMI_CR_OEBS_Msk

#define DCMI_CR_OEBS_Msk   (0x1UL << DCMI_CR_OEBS_Pos)

0x00040000

◆ DCMI_CR_OELS_Msk

#define DCMI_CR_OELS_Msk   (0x1UL << DCMI_CR_OELS_Pos)

0x00100000

◆ DCMI_CR_PCKPOL_Msk

#define DCMI_CR_PCKPOL_Msk   (0x1UL << DCMI_CR_PCKPOL_Pos)

0x00000020

◆ DCMI_CR_VSPOL_Msk

#define DCMI_CR_VSPOL_Msk   (0x1UL << DCMI_CR_VSPOL_Pos)

0x00000080

◆ DCMI_CWSIZE_CAPCNT_Msk

#define DCMI_CWSIZE_CAPCNT_Msk   (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)

0x00003FFF

◆ DCMI_CWSIZE_VLINE_Msk

#define DCMI_CWSIZE_VLINE_Msk   (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)

0x3FFF0000

◆ DCMI_CWSTRT_HOFFCNT_Msk

#define DCMI_CWSTRT_HOFFCNT_Msk   (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)

0x00003FFF

◆ DCMI_CWSTRT_VST_Msk

#define DCMI_CWSTRT_VST_Msk   (0x1FFFUL << DCMI_CWSTRT_VST_Pos)

0x1FFF0000

◆ DCMI_DR_BYTE0_Msk

#define DCMI_DR_BYTE0_Msk   (0xFFUL << DCMI_DR_BYTE0_Pos)

0x000000FF

◆ DCMI_DR_BYTE1_Msk

#define DCMI_DR_BYTE1_Msk   (0xFFUL << DCMI_DR_BYTE1_Pos)

0x0000FF00

◆ DCMI_DR_BYTE2_Msk

#define DCMI_DR_BYTE2_Msk   (0xFFUL << DCMI_DR_BYTE2_Pos)

0x00FF0000

◆ DCMI_DR_BYTE3_Msk

#define DCMI_DR_BYTE3_Msk   (0xFFUL << DCMI_DR_BYTE3_Pos)

0xFF000000

◆ DCMI_ESCR_FEC_Msk

#define DCMI_ESCR_FEC_Msk   (0xFFUL << DCMI_ESCR_FEC_Pos)

0xFF000000

◆ DCMI_ESCR_FSC_Msk

#define DCMI_ESCR_FSC_Msk   (0xFFUL << DCMI_ESCR_FSC_Pos)

0x000000FF

◆ DCMI_ESCR_LEC_Msk

#define DCMI_ESCR_LEC_Msk   (0xFFUL << DCMI_ESCR_LEC_Pos)

0x00FF0000

◆ DCMI_ESCR_LSC_Msk

#define DCMI_ESCR_LSC_Msk   (0xFFUL << DCMI_ESCR_LSC_Pos)

0x0000FF00

◆ DCMI_ESUR_FEU_Msk

#define DCMI_ESUR_FEU_Msk   (0xFFUL << DCMI_ESUR_FEU_Pos)

0xFF000000

◆ DCMI_ESUR_FSU_Msk

#define DCMI_ESUR_FSU_Msk   (0xFFUL << DCMI_ESUR_FSU_Pos)

0x000000FF

◆ DCMI_ESUR_LEU_Msk

#define DCMI_ESUR_LEU_Msk   (0xFFUL << DCMI_ESUR_LEU_Pos)

0x00FF0000

◆ DCMI_ESUR_LSU_Msk

#define DCMI_ESUR_LSU_Msk   (0xFFUL << DCMI_ESUR_LSU_Pos)

0x0000FF00

◆ DCMI_ICR_ERR_ISC_Msk

#define DCMI_ICR_ERR_ISC_Msk   (0x1UL << DCMI_ICR_ERR_ISC_Pos)

0x00000004

◆ DCMI_ICR_FRAME_ISC_Msk

#define DCMI_ICR_FRAME_ISC_Msk   (0x1UL << DCMI_ICR_FRAME_ISC_Pos)

0x00000001

◆ DCMI_ICR_LINE_ISC_Msk

#define DCMI_ICR_LINE_ISC_Msk   (0x1UL << DCMI_ICR_LINE_ISC_Pos)

0x00000010

◆ DCMI_ICR_OVR_ISC_Msk

#define DCMI_ICR_OVR_ISC_Msk   (0x1UL << DCMI_ICR_OVR_ISC_Pos)

0x00000002

◆ DCMI_ICR_VSYNC_ISC_Msk

#define DCMI_ICR_VSYNC_ISC_Msk   (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)

0x00000008

◆ DCMI_IER_ERR_IE_Msk

#define DCMI_IER_ERR_IE_Msk   (0x1UL << DCMI_IER_ERR_IE_Pos)

0x00000004

◆ DCMI_IER_FRAME_IE_Msk

#define DCMI_IER_FRAME_IE_Msk   (0x1UL << DCMI_IER_FRAME_IE_Pos)

0x00000001

◆ DCMI_IER_LINE_IE_Msk

#define DCMI_IER_LINE_IE_Msk   (0x1UL << DCMI_IER_LINE_IE_Pos)

0x00000010

◆ DCMI_IER_OVR_IE_Msk

#define DCMI_IER_OVR_IE_Msk   (0x1UL << DCMI_IER_OVR_IE_Pos)

0x00000002

◆ DCMI_IER_VSYNC_IE_Msk

#define DCMI_IER_VSYNC_IE_Msk   (0x1UL << DCMI_IER_VSYNC_IE_Pos)

0x00000008

◆ DCMI_MIS_ERR_MIS_Msk

#define DCMI_MIS_ERR_MIS_Msk   (0x1UL << DCMI_MIS_ERR_MIS_Pos)

0x00000004

◆ DCMI_MIS_FRAME_MIS_Msk

#define DCMI_MIS_FRAME_MIS_Msk   (0x1UL << DCMI_MIS_FRAME_MIS_Pos)

0x00000001

◆ DCMI_MIS_LINE_MIS_Msk

#define DCMI_MIS_LINE_MIS_Msk   (0x1UL << DCMI_MIS_LINE_MIS_Pos)

0x00000010

◆ DCMI_MIS_OVR_MIS_Msk

#define DCMI_MIS_OVR_MIS_Msk   (0x1UL << DCMI_MIS_OVR_MIS_Pos)

0x00000002

◆ DCMI_MIS_VSYNC_MIS_Msk

#define DCMI_MIS_VSYNC_MIS_Msk   (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)

0x00000008

◆ DCMI_RIS_ERR_RIS_Msk

#define DCMI_RIS_ERR_RIS_Msk   (0x1UL << DCMI_RIS_ERR_RIS_Pos)

0x00000004

◆ DCMI_RIS_FRAME_RIS_Msk

#define DCMI_RIS_FRAME_RIS_Msk   (0x1UL << DCMI_RIS_FRAME_RIS_Pos)

0x00000001

◆ DCMI_RIS_LINE_RIS_Msk

#define DCMI_RIS_LINE_RIS_Msk   (0x1UL << DCMI_RIS_LINE_RIS_Pos)

0x00000010

◆ DCMI_RIS_OVR_RIS_Msk

#define DCMI_RIS_OVR_RIS_Msk   (0x1UL << DCMI_RIS_OVR_RIS_Pos)

0x00000002

◆ DCMI_RIS_VSYNC_RIS_Msk

#define DCMI_RIS_VSYNC_RIS_Msk   (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)

0x00000008

◆ DCMI_SR_FNE_Msk

#define DCMI_SR_FNE_Msk   (0x1UL << DCMI_SR_FNE_Pos)

0x00000004

◆ DCMI_SR_HSYNC_Msk

#define DCMI_SR_HSYNC_Msk   (0x1UL << DCMI_SR_HSYNC_Pos)

0x00000001

◆ DCMI_SR_VSYNC_Msk

#define DCMI_SR_VSYNC_Msk   (0x1UL << DCMI_SR_VSYNC_Pos)

0x00000002

◆ DFSDM_CHAWSCDR_AWFORD

#define DFSDM_CHAWSCDR_AWFORD   DFSDM_CHAWSCDR_AWFORD_Msk

AWFORD[1:0] Analog watchdog Sinc filter order on channel y

◆ DFSDM_CHAWSCDR_AWFORD_0

#define DFSDM_CHAWSCDR_AWFORD_0   (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)

0x00400000

◆ DFSDM_CHAWSCDR_AWFORD_1

#define DFSDM_CHAWSCDR_AWFORD_1   (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)

0x00800000

◆ DFSDM_CHAWSCDR_AWFORD_Msk

#define DFSDM_CHAWSCDR_AWFORD_Msk   (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)

0x00C00000

◆ DFSDM_CHAWSCDR_AWFOSR

#define DFSDM_CHAWSCDR_AWFOSR   DFSDM_CHAWSCDR_AWFOSR_Msk

AWFOSR[4:0] Analog watchdog filter oversampling ratio on channel y

◆ DFSDM_CHAWSCDR_AWFOSR_Msk

#define DFSDM_CHAWSCDR_AWFOSR_Msk   (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)

0x001F0000

◆ DFSDM_CHAWSCDR_BKSCD

#define DFSDM_CHAWSCDR_BKSCD   DFSDM_CHAWSCDR_BKSCD_Msk

BKSCD[3:0] Break signal assignment for short circuit detector on channel y

◆ DFSDM_CHAWSCDR_BKSCD_Msk

#define DFSDM_CHAWSCDR_BKSCD_Msk   (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)

0x0000F000

◆ DFSDM_CHAWSCDR_SCDT

#define DFSDM_CHAWSCDR_SCDT   DFSDM_CHAWSCDR_SCDT_Msk

SCDT[7:0] Short circuit detector threshold for channel y

◆ DFSDM_CHAWSCDR_SCDT_Msk

#define DFSDM_CHAWSCDR_SCDT_Msk   (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)

0x000000FF

◆ DFSDM_CHCFGR1_CHEN

#define DFSDM_CHCFGR1_CHEN   DFSDM_CHCFGR1_CHEN_Msk

Channel y enable

◆ DFSDM_CHCFGR1_CHEN_Msk

#define DFSDM_CHCFGR1_CHEN_Msk   (0x1UL << DFSDM_CHCFGR1_CHEN_Pos)

0x00000080

◆ DFSDM_CHCFGR1_CHINSEL

#define DFSDM_CHCFGR1_CHINSEL   DFSDM_CHCFGR1_CHINSEL_Msk

Serial inputs selection for channel y

◆ DFSDM_CHCFGR1_CHINSEL_Msk

#define DFSDM_CHCFGR1_CHINSEL_Msk   (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)

0x00000100

◆ DFSDM_CHCFGR1_CKABEN

#define DFSDM_CHCFGR1_CKABEN   DFSDM_CHCFGR1_CKABEN_Msk

Clock absence detector enable on channel y

◆ DFSDM_CHCFGR1_CKABEN_Msk

#define DFSDM_CHCFGR1_CKABEN_Msk   (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)

0x00000040

◆ DFSDM_CHCFGR1_CKOUTDIV

#define DFSDM_CHCFGR1_CKOUTDIV   DFSDM_CHCFGR1_CKOUTDIV_Msk

CKOUTDIV[7:0] output serial clock divider

◆ DFSDM_CHCFGR1_CKOUTDIV_Msk

#define DFSDM_CHCFGR1_CKOUTDIV_Msk   (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)

0x00FF0000

◆ DFSDM_CHCFGR1_CKOUTSRC

#define DFSDM_CHCFGR1_CKOUTSRC   DFSDM_CHCFGR1_CKOUTSRC_Msk

Output serial clock source selection

◆ DFSDM_CHCFGR1_CKOUTSRC_Msk

#define DFSDM_CHCFGR1_CKOUTSRC_Msk   (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)

0x40000000

◆ DFSDM_CHCFGR1_DATMPX

#define DFSDM_CHCFGR1_DATMPX   DFSDM_CHCFGR1_DATMPX_Msk

DATMPX[1:0] Input data multiplexer for channel y

◆ DFSDM_CHCFGR1_DATMPX_0

#define DFSDM_CHCFGR1_DATMPX_0   (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)

0x00001000

◆ DFSDM_CHCFGR1_DATMPX_1

#define DFSDM_CHCFGR1_DATMPX_1   (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)

0x00002000

◆ DFSDM_CHCFGR1_DATMPX_Msk

#define DFSDM_CHCFGR1_DATMPX_Msk   (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)

0x00003000

◆ DFSDM_CHCFGR1_DATPACK

#define DFSDM_CHCFGR1_DATPACK   DFSDM_CHCFGR1_DATPACK_Msk

DATPACK[1:0] Data packing mode

◆ DFSDM_CHCFGR1_DATPACK_0

#define DFSDM_CHCFGR1_DATPACK_0   (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)

0x00004000

◆ DFSDM_CHCFGR1_DATPACK_1

#define DFSDM_CHCFGR1_DATPACK_1   (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)

0x00008000

◆ DFSDM_CHCFGR1_DATPACK_Msk

#define DFSDM_CHCFGR1_DATPACK_Msk   (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)

0x0000C000

◆ DFSDM_CHCFGR1_DFSDMEN

#define DFSDM_CHCFGR1_DFSDMEN   DFSDM_CHCFGR1_DFSDMEN_Msk

Global enable for DFSDM interface

◆ DFSDM_CHCFGR1_DFSDMEN_Msk

#define DFSDM_CHCFGR1_DFSDMEN_Msk   (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)

0x80000000

◆ DFSDM_CHCFGR1_SCDEN

#define DFSDM_CHCFGR1_SCDEN   DFSDM_CHCFGR1_SCDEN_Msk

Short circuit detector enable on channel y

◆ DFSDM_CHCFGR1_SCDEN_Msk

#define DFSDM_CHCFGR1_SCDEN_Msk   (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)

0x00000020

◆ DFSDM_CHCFGR1_SITP

#define DFSDM_CHCFGR1_SITP   DFSDM_CHCFGR1_SITP_Msk

SITP[1:0] Serial interface type for channel y

◆ DFSDM_CHCFGR1_SITP_0

#define DFSDM_CHCFGR1_SITP_0   (0x1UL << DFSDM_CHCFGR1_SITP_Pos)

0x00000001

◆ DFSDM_CHCFGR1_SITP_1

#define DFSDM_CHCFGR1_SITP_1   (0x2UL << DFSDM_CHCFGR1_SITP_Pos)

0x00000002

◆ DFSDM_CHCFGR1_SITP_Msk

#define DFSDM_CHCFGR1_SITP_Msk   (0x3UL << DFSDM_CHCFGR1_SITP_Pos)

0x00000003

◆ DFSDM_CHCFGR1_SPICKSEL

#define DFSDM_CHCFGR1_SPICKSEL   DFSDM_CHCFGR1_SPICKSEL_Msk

SPICKSEL[1:0] SPI clock select for channel y

◆ DFSDM_CHCFGR1_SPICKSEL_0

#define DFSDM_CHCFGR1_SPICKSEL_0   (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)

0x00000004

◆ DFSDM_CHCFGR1_SPICKSEL_1

#define DFSDM_CHCFGR1_SPICKSEL_1   (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)

0x00000008

◆ DFSDM_CHCFGR1_SPICKSEL_Msk

#define DFSDM_CHCFGR1_SPICKSEL_Msk   (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)

0x0000000C

◆ DFSDM_CHCFGR2_DTRBS

#define DFSDM_CHCFGR2_DTRBS   DFSDM_CHCFGR2_DTRBS_Msk

DTRBS[4:0] Data right bit-shift for channel y

◆ DFSDM_CHCFGR2_DTRBS_Msk

#define DFSDM_CHCFGR2_DTRBS_Msk   (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)

0x000000F8

◆ DFSDM_CHCFGR2_OFFSET

#define DFSDM_CHCFGR2_OFFSET   DFSDM_CHCFGR2_OFFSET_Msk

OFFSET[23:0] 24-bit calibration offset for channel y

◆ DFSDM_CHCFGR2_OFFSET_Msk

#define DFSDM_CHCFGR2_OFFSET_Msk   (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)

0xFFFFFF00

◆ DFSDM_CHDATINR_INDAT0

#define DFSDM_CHDATINR_INDAT0   DFSDM_CHDATINR_INDAT0_Msk

INDAT0[31:16] Input data for channel y or channel (y+1)

◆ DFSDM_CHDATINR_INDAT0_Msk

#define DFSDM_CHDATINR_INDAT0_Msk   (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)

0x0000FFFF

◆ DFSDM_CHDATINR_INDAT1

#define DFSDM_CHDATINR_INDAT1   DFSDM_CHDATINR_INDAT1_Msk

INDAT0[15:0] Input data for channel y

◆ DFSDM_CHDATINR_INDAT1_Msk

#define DFSDM_CHDATINR_INDAT1_Msk   (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)

0xFFFF0000

◆ DFSDM_CHWDATR_WDATA

#define DFSDM_CHWDATR_WDATA   DFSDM_CHWDATR_WDATA_Msk

WDATA[15:0] Input channel y watchdog data

◆ DFSDM_CHWDATR_WDATA_Msk

#define DFSDM_CHWDATR_WDATA_Msk   (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)

0x0000FFFF

◆ DFSDM_FLTAWCFR_CLRAWHTF

#define DFSDM_FLTAWCFR_CLRAWHTF   DFSDM_FLTAWCFR_CLRAWHTF_Msk

CLRAWHTF[15:8] Clear the Analog watchdog high threshold flag

◆ DFSDM_FLTAWCFR_CLRAWHTF_Msk

#define DFSDM_FLTAWCFR_CLRAWHTF_Msk   (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)

0x0000FF00

◆ DFSDM_FLTAWCFR_CLRAWLTF

#define DFSDM_FLTAWCFR_CLRAWLTF   DFSDM_FLTAWCFR_CLRAWLTF_Msk

CLRAWLTF[7:0] Clear the Analog watchdog low threshold flag

◆ DFSDM_FLTAWCFR_CLRAWLTF_Msk

#define DFSDM_FLTAWCFR_CLRAWLTF_Msk   (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)

0x000000FF

◆ DFSDM_FLTAWHTR_AWHT

#define DFSDM_FLTAWHTR_AWHT   DFSDM_FLTAWHTR_AWHT_Msk

AWHT[23:0] Analog watchdog high threshold

◆ DFSDM_FLTAWHTR_AWHT_Msk

#define DFSDM_FLTAWHTR_AWHT_Msk   (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)

0xFFFFFF00

◆ DFSDM_FLTAWHTR_BKAWH

#define DFSDM_FLTAWHTR_BKAWH   DFSDM_FLTAWHTR_BKAWH_Msk

BKAWH[3:0] Break signal assignment to analog watchdog high threshold event

◆ DFSDM_FLTAWHTR_BKAWH_Msk

#define DFSDM_FLTAWHTR_BKAWH_Msk   (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)

0x0000000F

◆ DFSDM_FLTAWLTR_AWLT

#define DFSDM_FLTAWLTR_AWLT   DFSDM_FLTAWLTR_AWLT_Msk

AWLT[23:0] Analog watchdog low threshold

◆ DFSDM_FLTAWLTR_AWLT_Msk

#define DFSDM_FLTAWLTR_AWLT_Msk   (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)

0xFFFFFF00

◆ DFSDM_FLTAWLTR_BKAWL

#define DFSDM_FLTAWLTR_BKAWL   DFSDM_FLTAWLTR_BKAWL_Msk

BKAWL[3:0] Break signal assignment to analog watchdog low threshold event

◆ DFSDM_FLTAWLTR_BKAWL_Msk

#define DFSDM_FLTAWLTR_BKAWL_Msk   (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)

0x0000000F

◆ DFSDM_FLTAWSR_AWHTF

#define DFSDM_FLTAWSR_AWHTF   DFSDM_FLTAWSR_AWHTF_Msk

AWHTF[15:8] Analog watchdog high threshold error on given channels

◆ DFSDM_FLTAWSR_AWHTF_Msk

#define DFSDM_FLTAWSR_AWHTF_Msk   (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)

0x0000FF00

◆ DFSDM_FLTAWSR_AWLTF

#define DFSDM_FLTAWSR_AWLTF   DFSDM_FLTAWSR_AWLTF_Msk

AWLTF[7:0] Analog watchdog low threshold error on given channels

◆ DFSDM_FLTAWSR_AWLTF_Msk

#define DFSDM_FLTAWSR_AWLTF_Msk   (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)

0x000000FF

◆ DFSDM_FLTCNVTIMR_CNVCNT

#define DFSDM_FLTCNVTIMR_CNVCNT   DFSDM_FLTCNVTIMR_CNVCNT_Msk

CNVCNT[27:0]: 28-bit timer counting conversion time

◆ DFSDM_FLTCNVTIMR_CNVCNT_Msk

#define DFSDM_FLTCNVTIMR_CNVCNT_Msk   (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)

0xFFFFFFF0

◆ DFSDM_FLTCR1_AWFSEL

#define DFSDM_FLTCR1_AWFSEL   DFSDM_FLTCR1_AWFSEL_Msk

Analog watchdog fast mode select

◆ DFSDM_FLTCR1_AWFSEL_Msk

#define DFSDM_FLTCR1_AWFSEL_Msk   (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)

0x40000000

◆ DFSDM_FLTCR1_DFEN

#define DFSDM_FLTCR1_DFEN   DFSDM_FLTCR1_DFEN_Msk

DFSDM enable

◆ DFSDM_FLTCR1_DFEN_Msk

#define DFSDM_FLTCR1_DFEN_Msk   (0x1UL << DFSDM_FLTCR1_DFEN_Pos)

0x00000001

◆ DFSDM_FLTCR1_FAST

#define DFSDM_FLTCR1_FAST   DFSDM_FLTCR1_FAST_Msk

Fast conversion mode selection

◆ DFSDM_FLTCR1_FAST_Msk

#define DFSDM_FLTCR1_FAST_Msk   (0x1UL << DFSDM_FLTCR1_FAST_Pos)

0x20000000

◆ DFSDM_FLTCR1_JDMAEN

#define DFSDM_FLTCR1_JDMAEN   DFSDM_FLTCR1_JDMAEN_Msk

DMA channel enabled to read data for the injected channel group

◆ DFSDM_FLTCR1_JDMAEN_Msk

#define DFSDM_FLTCR1_JDMAEN_Msk   (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)

0x00000020

◆ DFSDM_FLTCR1_JEXTEN

#define DFSDM_FLTCR1_JEXTEN   DFSDM_FLTCR1_JEXTEN_Msk

JEXTEN[1:0] Trigger enable and trigger edge selection for injected conversions

◆ DFSDM_FLTCR1_JEXTEN_0

#define DFSDM_FLTCR1_JEXTEN_0   (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)

0x00002000

◆ DFSDM_FLTCR1_JEXTEN_1

#define DFSDM_FLTCR1_JEXTEN_1   (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)

0x00004000

◆ DFSDM_FLTCR1_JEXTEN_Msk

#define DFSDM_FLTCR1_JEXTEN_Msk   (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)

0x00006000

◆ DFSDM_FLTCR1_JEXTSEL

#define DFSDM_FLTCR1_JEXTSEL   DFSDM_FLTCR1_JEXTSEL_Msk

JEXTSEL[4:0]Trigger signal selection for launching injected conversions

◆ DFSDM_FLTCR1_JEXTSEL_0

#define DFSDM_FLTCR1_JEXTSEL_0   (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos)

0x00000100

◆ DFSDM_FLTCR1_JEXTSEL_1

#define DFSDM_FLTCR1_JEXTSEL_1   (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos)

0x00000200

◆ DFSDM_FLTCR1_JEXTSEL_2

#define DFSDM_FLTCR1_JEXTSEL_2   (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos)

0x00000400

◆ DFSDM_FLTCR1_JEXTSEL_3

#define DFSDM_FLTCR1_JEXTSEL_3   (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos)

0x00000800

◆ DFSDM_FLTCR1_JEXTSEL_4

#define DFSDM_FLTCR1_JEXTSEL_4   (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos)

0x00001000

◆ DFSDM_FLTCR1_JEXTSEL_Msk

#define DFSDM_FLTCR1_JEXTSEL_Msk   (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos)

0x00001F00

◆ DFSDM_FLTCR1_JSCAN

#define DFSDM_FLTCR1_JSCAN   DFSDM_FLTCR1_JSCAN_Msk

Scanning conversion in continuous mode selection for injected conversions

◆ DFSDM_FLTCR1_JSCAN_Msk

#define DFSDM_FLTCR1_JSCAN_Msk   (0x1UL << DFSDM_FLTCR1_JSCAN_Pos)

0x00000010

◆ DFSDM_FLTCR1_JSWSTART

#define DFSDM_FLTCR1_JSWSTART   DFSDM_FLTCR1_JSWSTART_Msk

Start the conversion of the injected group of channels

◆ DFSDM_FLTCR1_JSWSTART_Msk

#define DFSDM_FLTCR1_JSWSTART_Msk   (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)

0x00000002

◆ DFSDM_FLTCR1_JSYNC

#define DFSDM_FLTCR1_JSYNC   DFSDM_FLTCR1_JSYNC_Msk

Launch an injected conversion synchronously with DFSDMx JSWSTART trigger

◆ DFSDM_FLTCR1_JSYNC_Msk

#define DFSDM_FLTCR1_JSYNC_Msk   (0x1UL << DFSDM_FLTCR1_JSYNC_Pos)

0x00000008

◆ DFSDM_FLTCR1_RCH

#define DFSDM_FLTCR1_RCH   DFSDM_FLTCR1_RCH_Msk

RCH[2:0] Regular channel selection

◆ DFSDM_FLTCR1_RCH_Msk

#define DFSDM_FLTCR1_RCH_Msk   (0x7UL << DFSDM_FLTCR1_RCH_Pos)

0x07000000

◆ DFSDM_FLTCR1_RCONT

#define DFSDM_FLTCR1_RCONT   DFSDM_FLTCR1_RCONT_Msk

Continuous mode selection for regular conversions

◆ DFSDM_FLTCR1_RCONT_Msk

#define DFSDM_FLTCR1_RCONT_Msk   (0x1UL << DFSDM_FLTCR1_RCONT_Pos)

0x00040000

◆ DFSDM_FLTCR1_RDMAEN

#define DFSDM_FLTCR1_RDMAEN   DFSDM_FLTCR1_RDMAEN_Msk

DMA channel enabled to read data for the regular conversion

◆ DFSDM_FLTCR1_RDMAEN_Msk

#define DFSDM_FLTCR1_RDMAEN_Msk   (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)

0x00200000

◆ DFSDM_FLTCR1_RSWSTART

#define DFSDM_FLTCR1_RSWSTART   DFSDM_FLTCR1_RSWSTART_Msk

Software start of a conversion on the regular channel

◆ DFSDM_FLTCR1_RSWSTART_Msk

#define DFSDM_FLTCR1_RSWSTART_Msk   (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)

0x00020000

◆ DFSDM_FLTCR1_RSYNC

#define DFSDM_FLTCR1_RSYNC   DFSDM_FLTCR1_RSYNC_Msk

Launch regular conversion synchronously with DFSDMx

◆ DFSDM_FLTCR1_RSYNC_Msk

#define DFSDM_FLTCR1_RSYNC_Msk   (0x1UL << DFSDM_FLTCR1_RSYNC_Pos)

0x00080000

◆ DFSDM_FLTCR2_AWDCH

#define DFSDM_FLTCR2_AWDCH   DFSDM_FLTCR2_AWDCH_Msk

AWDCH[7:0] Analog watchdog channel selection

◆ DFSDM_FLTCR2_AWDCH_Msk

#define DFSDM_FLTCR2_AWDCH_Msk   (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)

0x00FF0000

◆ DFSDM_FLTCR2_AWDIE

#define DFSDM_FLTCR2_AWDIE   DFSDM_FLTCR2_AWDIE_Msk

Analog watchdog interrupt enable

◆ DFSDM_FLTCR2_AWDIE_Msk

#define DFSDM_FLTCR2_AWDIE_Msk   (0x1UL << DFSDM_FLTCR2_AWDIE_Pos)

0x00000010

◆ DFSDM_FLTCR2_CKABIE

#define DFSDM_FLTCR2_CKABIE   DFSDM_FLTCR2_CKABIE_Msk

Clock absence interrupt enable

◆ DFSDM_FLTCR2_CKABIE_Msk

#define DFSDM_FLTCR2_CKABIE_Msk   (0x1UL << DFSDM_FLTCR2_CKABIE_Pos)

0x00000040

◆ DFSDM_FLTCR2_EXCH

#define DFSDM_FLTCR2_EXCH   DFSDM_FLTCR2_EXCH_Msk

EXCH[7:0] Extreme detector channel selection

◆ DFSDM_FLTCR2_EXCH_Msk

#define DFSDM_FLTCR2_EXCH_Msk   (0xFFUL << DFSDM_FLTCR2_EXCH_Pos)

0x0000FF00

◆ DFSDM_FLTCR2_JEOCIE

#define DFSDM_FLTCR2_JEOCIE   DFSDM_FLTCR2_JEOCIE_Msk

Injected end of conversion interrupt enable

◆ DFSDM_FLTCR2_JEOCIE_Msk

#define DFSDM_FLTCR2_JEOCIE_Msk   (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)

0x00000001

◆ DFSDM_FLTCR2_JOVRIE

#define DFSDM_FLTCR2_JOVRIE   DFSDM_FLTCR2_JOVRIE_Msk

Injected data overrun interrupt enable

◆ DFSDM_FLTCR2_JOVRIE_Msk

#define DFSDM_FLTCR2_JOVRIE_Msk   (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)

0x00000004

◆ DFSDM_FLTCR2_REOCIE

#define DFSDM_FLTCR2_REOCIE   DFSDM_FLTCR2_REOCIE_Msk

Regular end of conversion interrupt enable

◆ DFSDM_FLTCR2_REOCIE_Msk

#define DFSDM_FLTCR2_REOCIE_Msk   (0x1UL << DFSDM_FLTCR2_REOCIE_Pos)

0x00000002

◆ DFSDM_FLTCR2_ROVRIE

#define DFSDM_FLTCR2_ROVRIE   DFSDM_FLTCR2_ROVRIE_Msk

Regular data overrun interrupt enable

◆ DFSDM_FLTCR2_ROVRIE_Msk

#define DFSDM_FLTCR2_ROVRIE_Msk   (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)

0x00000008

◆ DFSDM_FLTCR2_SCDIE

#define DFSDM_FLTCR2_SCDIE   DFSDM_FLTCR2_SCDIE_Msk

Short circuit detector interrupt enable

◆ DFSDM_FLTCR2_SCDIE_Msk

#define DFSDM_FLTCR2_SCDIE_Msk   (0x1UL << DFSDM_FLTCR2_SCDIE_Pos)

0x00000020

◆ DFSDM_FLTEXMAX_EXMAX

#define DFSDM_FLTEXMAX_EXMAX   DFSDM_FLTEXMAX_EXMAX_Msk

EXMAX[23:0] Extreme detector maximum value

◆ DFSDM_FLTEXMAX_EXMAX_Msk

#define DFSDM_FLTEXMAX_EXMAX_Msk   (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)

0xFFFFFF00

◆ DFSDM_FLTEXMAX_EXMAXCH

#define DFSDM_FLTEXMAX_EXMAXCH   DFSDM_FLTEXMAX_EXMAXCH_Msk

EXMAXCH[2:0] Extreme detector maximum data channel

◆ DFSDM_FLTEXMAX_EXMAXCH_Msk

#define DFSDM_FLTEXMAX_EXMAXCH_Msk   (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)

0x00000007

◆ DFSDM_FLTEXMIN_EXMIN

#define DFSDM_FLTEXMIN_EXMIN   DFSDM_FLTEXMIN_EXMIN_Msk

EXMIN[23:0] Extreme detector minimum value

◆ DFSDM_FLTEXMIN_EXMIN_Msk

#define DFSDM_FLTEXMIN_EXMIN_Msk   (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)

0xFFFFFF00

◆ DFSDM_FLTEXMIN_EXMINCH

#define DFSDM_FLTEXMIN_EXMINCH   DFSDM_FLTEXMIN_EXMINCH_Msk

EXMINCH[2:0] Extreme detector minimum data channel

◆ DFSDM_FLTEXMIN_EXMINCH_Msk

#define DFSDM_FLTEXMIN_EXMINCH_Msk   (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)

0x00000007

◆ DFSDM_FLTFCR_FORD

#define DFSDM_FLTFCR_FORD   DFSDM_FLTFCR_FORD_Msk

FORD[2:0] Sinc filter order

◆ DFSDM_FLTFCR_FORD_0

#define DFSDM_FLTFCR_FORD_0   (0x1UL << DFSDM_FLTFCR_FORD_Pos)

0x20000000

◆ DFSDM_FLTFCR_FORD_1

#define DFSDM_FLTFCR_FORD_1   (0x2UL << DFSDM_FLTFCR_FORD_Pos)

0x40000000

◆ DFSDM_FLTFCR_FORD_2

#define DFSDM_FLTFCR_FORD_2   (0x4UL << DFSDM_FLTFCR_FORD_Pos)

0x80000000

◆ DFSDM_FLTFCR_FORD_Msk

#define DFSDM_FLTFCR_FORD_Msk   (0x7UL << DFSDM_FLTFCR_FORD_Pos)

0xE0000000

◆ DFSDM_FLTFCR_FOSR

#define DFSDM_FLTFCR_FOSR   DFSDM_FLTFCR_FOSR_Msk

FOSR[9:0] Sinc filter oversampling ratio (decimation rate)

◆ DFSDM_FLTFCR_FOSR_Msk

#define DFSDM_FLTFCR_FOSR_Msk   (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)

0x03FF0000

◆ DFSDM_FLTFCR_IOSR

#define DFSDM_FLTFCR_IOSR   DFSDM_FLTFCR_IOSR_Msk

IOSR[7:0] Integrator oversampling ratio (averaging length)

◆ DFSDM_FLTFCR_IOSR_Msk

#define DFSDM_FLTFCR_IOSR_Msk   (0xFFUL << DFSDM_FLTFCR_IOSR_Pos)

0x000000FF

◆ DFSDM_FLTICR_CLRCKABF

#define DFSDM_FLTICR_CLRCKABF   DFSDM_FLTICR_CLRCKABF_Msk

CLRCKABF[7:0] Clear the clock absence flag

◆ DFSDM_FLTICR_CLRCKABF_Msk

#define DFSDM_FLTICR_CLRCKABF_Msk   (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)

0x00FF0000

◆ DFSDM_FLTICR_CLRJOVRF

#define DFSDM_FLTICR_CLRJOVRF   DFSDM_FLTICR_CLRJOVRF_Msk

Clear the injected conversion overrun flag

◆ DFSDM_FLTICR_CLRJOVRF_Msk

#define DFSDM_FLTICR_CLRJOVRF_Msk   (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)

0x00000004

◆ DFSDM_FLTICR_CLRROVRF

#define DFSDM_FLTICR_CLRROVRF   DFSDM_FLTICR_CLRROVRF_Msk

Clear the regular conversion overrun flag

◆ DFSDM_FLTICR_CLRROVRF_Msk

#define DFSDM_FLTICR_CLRROVRF_Msk   (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)

0x00000008

◆ DFSDM_FLTICR_CLRSCDF

#define DFSDM_FLTICR_CLRSCDF   DFSDM_FLTICR_CLRSCDF_Msk

CLRSCSDF[7:0] Clear the short circuit detector flag

◆ DFSDM_FLTICR_CLRSCDF_Msk

#define DFSDM_FLTICR_CLRSCDF_Msk   (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)

0xFF000000

◆ DFSDM_FLTISR_AWDF

#define DFSDM_FLTISR_AWDF   DFSDM_FLTISR_AWDF_Msk

Analog watchdog

◆ DFSDM_FLTISR_AWDF_Msk

#define DFSDM_FLTISR_AWDF_Msk   (0x1UL << DFSDM_FLTISR_AWDF_Pos)

0x00000010

◆ DFSDM_FLTISR_CKABF

#define DFSDM_FLTISR_CKABF   DFSDM_FLTISR_CKABF_Msk

CKABF[7:0] Clock absence flag

◆ DFSDM_FLTISR_CKABF_Msk

#define DFSDM_FLTISR_CKABF_Msk   (0xFFUL << DFSDM_FLTISR_CKABF_Pos)

0x00FF0000

◆ DFSDM_FLTISR_JCIP

#define DFSDM_FLTISR_JCIP   DFSDM_FLTISR_JCIP_Msk

Injected conversion in progress status

◆ DFSDM_FLTISR_JCIP_Msk

#define DFSDM_FLTISR_JCIP_Msk   (0x1UL << DFSDM_FLTISR_JCIP_Pos)

0x00002000

◆ DFSDM_FLTISR_JEOCF

#define DFSDM_FLTISR_JEOCF   DFSDM_FLTISR_JEOCF_Msk

End of injected conversion flag

◆ DFSDM_FLTISR_JEOCF_Msk

#define DFSDM_FLTISR_JEOCF_Msk   (0x1UL << DFSDM_FLTISR_JEOCF_Pos)

0x00000001

◆ DFSDM_FLTISR_JOVRF

#define DFSDM_FLTISR_JOVRF   DFSDM_FLTISR_JOVRF_Msk

Injected conversion overrun flag

◆ DFSDM_FLTISR_JOVRF_Msk

#define DFSDM_FLTISR_JOVRF_Msk   (0x1UL << DFSDM_FLTISR_JOVRF_Pos)

0x00000004

◆ DFSDM_FLTISR_RCIP

#define DFSDM_FLTISR_RCIP   DFSDM_FLTISR_RCIP_Msk

Regular conversion in progress status

◆ DFSDM_FLTISR_RCIP_Msk

#define DFSDM_FLTISR_RCIP_Msk   (0x1UL << DFSDM_FLTISR_RCIP_Pos)

0x00004000

◆ DFSDM_FLTISR_REOCF

#define DFSDM_FLTISR_REOCF   DFSDM_FLTISR_REOCF_Msk

End of regular conversion flag

◆ DFSDM_FLTISR_REOCF_Msk

#define DFSDM_FLTISR_REOCF_Msk   (0x1UL << DFSDM_FLTISR_REOCF_Pos)

0x00000002

◆ DFSDM_FLTISR_ROVRF

#define DFSDM_FLTISR_ROVRF   DFSDM_FLTISR_ROVRF_Msk

Regular conversion overrun flag

◆ DFSDM_FLTISR_ROVRF_Msk

#define DFSDM_FLTISR_ROVRF_Msk   (0x1UL << DFSDM_FLTISR_ROVRF_Pos)

0x00000008

◆ DFSDM_FLTISR_SCDF

#define DFSDM_FLTISR_SCDF   DFSDM_FLTISR_SCDF_Msk

SCDF[7:0] Short circuit detector flag

◆ DFSDM_FLTISR_SCDF_Msk

#define DFSDM_FLTISR_SCDF_Msk   (0xFFUL << DFSDM_FLTISR_SCDF_Pos)

0xFF000000

◆ DFSDM_FLTJCHGR_JCHG

#define DFSDM_FLTJCHGR_JCHG   DFSDM_FLTJCHGR_JCHG_Msk

JCHG[7:0] Injected channel group selection

◆ DFSDM_FLTJCHGR_JCHG_Msk

#define DFSDM_FLTJCHGR_JCHG_Msk   (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)

0x000000FF

◆ DFSDM_FLTJDATAR_JDATA

#define DFSDM_FLTJDATAR_JDATA   DFSDM_FLTJDATAR_JDATA_Msk

JDATA[23:0] Injected group conversion data

◆ DFSDM_FLTJDATAR_JDATA_Msk

#define DFSDM_FLTJDATAR_JDATA_Msk   (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)

0xFFFFFF00

◆ DFSDM_FLTJDATAR_JDATACH

#define DFSDM_FLTJDATAR_JDATACH   DFSDM_FLTJDATAR_JDATACH_Msk

JDATACH[2:0] Injected channel most recently converted

◆ DFSDM_FLTJDATAR_JDATACH_Msk

#define DFSDM_FLTJDATAR_JDATACH_Msk   (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)

0x00000007

◆ DFSDM_FLTRDATAR_RDATA

#define DFSDM_FLTRDATAR_RDATA   DFSDM_FLTRDATAR_RDATA_Msk

RDATA[23:0] Regular channel conversion data

◆ DFSDM_FLTRDATAR_RDATA_Msk

#define DFSDM_FLTRDATAR_RDATA_Msk   (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)

0xFFFFFF00

◆ DFSDM_FLTRDATAR_RDATACH

#define DFSDM_FLTRDATAR_RDATACH   DFSDM_FLTRDATAR_RDATACH_Msk

RDATACH[2:0] Regular channel most recently converted

◆ DFSDM_FLTRDATAR_RDATACH_Msk

#define DFSDM_FLTRDATAR_RDATACH_Msk   (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)

0x00000007

◆ DFSDM_FLTRDATAR_RPEND

#define DFSDM_FLTRDATAR_RPEND   DFSDM_FLTRDATAR_RPEND_Msk

RPEND Regular channel pending data

◆ DFSDM_FLTRDATAR_RPEND_Msk

#define DFSDM_FLTRDATAR_RPEND_Msk   (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)

0x00000010

◆ DMA2D_AMTCR_DT

#define DMA2D_AMTCR_DT   DMA2D_AMTCR_DT_Msk

Dead Time

◆ DMA2D_AMTCR_DT_Msk

#define DMA2D_AMTCR_DT_Msk   (0xFFUL << DMA2D_AMTCR_DT_Pos)

0x0000FF00

◆ DMA2D_AMTCR_EN

#define DMA2D_AMTCR_EN   DMA2D_AMTCR_EN_Msk

Enable

◆ DMA2D_AMTCR_EN_Msk

#define DMA2D_AMTCR_EN_Msk   (0x1UL << DMA2D_AMTCR_EN_Pos)

0x00000001

◆ DMA2D_BGCMAR_MA

#define DMA2D_BGCMAR_MA   DMA2D_BGCMAR_MA_Msk

Memory Address

◆ DMA2D_BGCMAR_MA_Msk

#define DMA2D_BGCMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos)

0xFFFFFFFF

◆ DMA2D_BGCOLR_BLUE

#define DMA2D_BGCOLR_BLUE   DMA2D_BGCOLR_BLUE_Msk

Blue Value

◆ DMA2D_BGCOLR_BLUE_Msk

#define DMA2D_BGCOLR_BLUE_Msk   (0xFFUL << DMA2D_BGCOLR_BLUE_Pos)

0x000000FF

◆ DMA2D_BGCOLR_GREEN

#define DMA2D_BGCOLR_GREEN   DMA2D_BGCOLR_GREEN_Msk

Green Value

◆ DMA2D_BGCOLR_GREEN_Msk

#define DMA2D_BGCOLR_GREEN_Msk   (0xFFUL << DMA2D_BGCOLR_GREEN_Pos)

0x0000FF00

◆ DMA2D_BGCOLR_RED

#define DMA2D_BGCOLR_RED   DMA2D_BGCOLR_RED_Msk

Red Value

◆ DMA2D_BGCOLR_RED_Msk

#define DMA2D_BGCOLR_RED_Msk   (0xFFUL << DMA2D_BGCOLR_RED_Pos)

0x00FF0000

◆ DMA2D_BGMAR_MA

#define DMA2D_BGMAR_MA   DMA2D_BGMAR_MA_Msk

Memory Address

◆ DMA2D_BGMAR_MA_Msk

#define DMA2D_BGMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos)

0xFFFFFFFF

◆ DMA2D_BGOR_LO

#define DMA2D_BGOR_LO   DMA2D_BGOR_LO_Msk

Line Offset

◆ DMA2D_BGOR_LO_Msk

#define DMA2D_BGOR_LO_Msk   (0x3FFFUL << DMA2D_BGOR_LO_Pos)

0x00003FFF

◆ DMA2D_BGPFCCR_AI

#define DMA2D_BGPFCCR_AI   DMA2D_BGPFCCR_AI_Msk

background Input Alpha Inverted

◆ DMA2D_BGPFCCR_AI_Msk

#define DMA2D_BGPFCCR_AI_Msk   (0x1UL << DMA2D_BGPFCCR_AI_Pos)

0x00100000

◆ DMA2D_BGPFCCR_ALPHA

#define DMA2D_BGPFCCR_ALPHA   DMA2D_BGPFCCR_ALPHA_Msk

background Input Alpha value

◆ DMA2D_BGPFCCR_ALPHA_Msk

#define DMA2D_BGPFCCR_ALPHA_Msk   (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos)

0xFF000000

◆ DMA2D_BGPFCCR_AM

#define DMA2D_BGPFCCR_AM   DMA2D_BGPFCCR_AM_Msk

Alpha mode AM[1:0]

◆ DMA2D_BGPFCCR_AM_0

#define DMA2D_BGPFCCR_AM_0   (0x1UL << DMA2D_BGPFCCR_AM_Pos)

0x00010000

◆ DMA2D_BGPFCCR_AM_1

#define DMA2D_BGPFCCR_AM_1   (0x2UL << DMA2D_BGPFCCR_AM_Pos)

0x00020000

◆ DMA2D_BGPFCCR_AM_Msk

#define DMA2D_BGPFCCR_AM_Msk   (0x3UL << DMA2D_BGPFCCR_AM_Pos)

0x00030000

◆ DMA2D_BGPFCCR_CCM

#define DMA2D_BGPFCCR_CCM   DMA2D_BGPFCCR_CCM_Msk

CLUT Color mode

◆ DMA2D_BGPFCCR_CCM_Msk

#define DMA2D_BGPFCCR_CCM_Msk   (0x1UL << DMA2D_BGPFCCR_CCM_Pos)

0x00000010

◆ DMA2D_BGPFCCR_CM

#define DMA2D_BGPFCCR_CM   DMA2D_BGPFCCR_CM_Msk

Input color mode CM[3:0]

◆ DMA2D_BGPFCCR_CM_0

#define DMA2D_BGPFCCR_CM_0   (0x1UL << DMA2D_BGPFCCR_CM_Pos)

0x00000001

◆ DMA2D_BGPFCCR_CM_1

#define DMA2D_BGPFCCR_CM_1   (0x2UL << DMA2D_BGPFCCR_CM_Pos)

0x00000002

◆ DMA2D_BGPFCCR_CM_2

#define DMA2D_BGPFCCR_CM_2   (0x4UL << DMA2D_BGPFCCR_CM_Pos)

0x00000004

◆ DMA2D_BGPFCCR_CM_3

#define DMA2D_BGPFCCR_CM_3   0x00000008U

Input color mode CM bit 3

◆ DMA2D_BGPFCCR_CM_Msk

#define DMA2D_BGPFCCR_CM_Msk   (0xFUL << DMA2D_BGPFCCR_CM_Pos)

0x0000000F

◆ DMA2D_BGPFCCR_CS

#define DMA2D_BGPFCCR_CS   DMA2D_BGPFCCR_CS_Msk

CLUT size

◆ DMA2D_BGPFCCR_CS_Msk

#define DMA2D_BGPFCCR_CS_Msk   (0xFFUL << DMA2D_BGPFCCR_CS_Pos)

0x0000FF00

◆ DMA2D_BGPFCCR_RBS

#define DMA2D_BGPFCCR_RBS   DMA2D_BGPFCCR_RBS_Msk

Background Input Red Blue Swap

◆ DMA2D_BGPFCCR_RBS_Msk

#define DMA2D_BGPFCCR_RBS_Msk   (0x1UL << DMA2D_BGPFCCR_RBS_Pos)

0x00200000

◆ DMA2D_BGPFCCR_START

#define DMA2D_BGPFCCR_START   DMA2D_BGPFCCR_START_Msk

Start

◆ DMA2D_BGPFCCR_START_Msk

#define DMA2D_BGPFCCR_START_Msk   (0x1UL << DMA2D_BGPFCCR_START_Pos)

0x00000020

◆ DMA2D_CR_ABORT

#define DMA2D_CR_ABORT   DMA2D_CR_ABORT_Msk

Abort transfer

◆ DMA2D_CR_ABORT_Msk

#define DMA2D_CR_ABORT_Msk   (0x1UL << DMA2D_CR_ABORT_Pos)

0x00000004

◆ DMA2D_CR_CAEIE

#define DMA2D_CR_CAEIE   DMA2D_CR_CAEIE_Msk

CLUT Access Error Interrupt Enable

◆ DMA2D_CR_CAEIE_Msk

#define DMA2D_CR_CAEIE_Msk   (0x1UL << DMA2D_CR_CAEIE_Pos)

0x00000800

◆ DMA2D_CR_CEIE

#define DMA2D_CR_CEIE   DMA2D_CR_CEIE_Msk

Configuration Error Interrupt Enable

◆ DMA2D_CR_CEIE_Msk

#define DMA2D_CR_CEIE_Msk   (0x1UL << DMA2D_CR_CEIE_Pos)

0x00002000

◆ DMA2D_CR_CTCIE

#define DMA2D_CR_CTCIE   DMA2D_CR_CTCIE_Msk

CLUT Transfer Complete Interrupt Enable

◆ DMA2D_CR_CTCIE_Msk

#define DMA2D_CR_CTCIE_Msk   (0x1UL << DMA2D_CR_CTCIE_Pos)

0x00001000

◆ DMA2D_CR_MODE

#define DMA2D_CR_MODE   DMA2D_CR_MODE_Msk

DMA2D Mode[1:0]

◆ DMA2D_CR_MODE_0

#define DMA2D_CR_MODE_0   (0x1UL << DMA2D_CR_MODE_Pos)

0x00010000

◆ DMA2D_CR_MODE_1

#define DMA2D_CR_MODE_1   (0x2UL << DMA2D_CR_MODE_Pos)

0x00020000

◆ DMA2D_CR_MODE_Msk

#define DMA2D_CR_MODE_Msk   (0x3UL << DMA2D_CR_MODE_Pos)

0x00030000

◆ DMA2D_CR_START

#define DMA2D_CR_START   DMA2D_CR_START_Msk

Start transfer

◆ DMA2D_CR_START_Msk

#define DMA2D_CR_START_Msk   (0x1UL << DMA2D_CR_START_Pos)

0x00000001

◆ DMA2D_CR_SUSP

#define DMA2D_CR_SUSP   DMA2D_CR_SUSP_Msk

Suspend transfer

◆ DMA2D_CR_SUSP_Msk

#define DMA2D_CR_SUSP_Msk   (0x1UL << DMA2D_CR_SUSP_Pos)

0x00000002

◆ DMA2D_CR_TCIE

#define DMA2D_CR_TCIE   DMA2D_CR_TCIE_Msk

Transfer Complete Interrupt Enable

◆ DMA2D_CR_TCIE_Msk

#define DMA2D_CR_TCIE_Msk   (0x1UL << DMA2D_CR_TCIE_Pos)

0x00000200

◆ DMA2D_CR_TEIE

#define DMA2D_CR_TEIE   DMA2D_CR_TEIE_Msk

Transfer Error Interrupt Enable

◆ DMA2D_CR_TEIE_Msk

#define DMA2D_CR_TEIE_Msk   (0x1UL << DMA2D_CR_TEIE_Pos)

0x00000100

◆ DMA2D_CR_TWIE

#define DMA2D_CR_TWIE   DMA2D_CR_TWIE_Msk

Transfer Watermark Interrupt Enable

◆ DMA2D_CR_TWIE_Msk

#define DMA2D_CR_TWIE_Msk   (0x1UL << DMA2D_CR_TWIE_Pos)

0x00000400

◆ DMA2D_FGCMAR_MA

#define DMA2D_FGCMAR_MA   DMA2D_FGCMAR_MA_Msk

Memory Address

◆ DMA2D_FGCMAR_MA_Msk

#define DMA2D_FGCMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos)

0xFFFFFFFF

◆ DMA2D_FGCOLR_BLUE

#define DMA2D_FGCOLR_BLUE   DMA2D_FGCOLR_BLUE_Msk

Blue Value

◆ DMA2D_FGCOLR_BLUE_Msk

#define DMA2D_FGCOLR_BLUE_Msk   (0xFFUL << DMA2D_FGCOLR_BLUE_Pos)

0x000000FF

◆ DMA2D_FGCOLR_GREEN

#define DMA2D_FGCOLR_GREEN   DMA2D_FGCOLR_GREEN_Msk

Green Value

◆ DMA2D_FGCOLR_GREEN_Msk

#define DMA2D_FGCOLR_GREEN_Msk   (0xFFUL << DMA2D_FGCOLR_GREEN_Pos)

0x0000FF00

◆ DMA2D_FGCOLR_RED

#define DMA2D_FGCOLR_RED   DMA2D_FGCOLR_RED_Msk

Red Value

◆ DMA2D_FGCOLR_RED_Msk

#define DMA2D_FGCOLR_RED_Msk   (0xFFUL << DMA2D_FGCOLR_RED_Pos)

0x00FF0000

◆ DMA2D_FGMAR_MA

#define DMA2D_FGMAR_MA   DMA2D_FGMAR_MA_Msk

Memory Address

◆ DMA2D_FGMAR_MA_Msk

#define DMA2D_FGMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos)

0xFFFFFFFF

◆ DMA2D_FGOR_LO

#define DMA2D_FGOR_LO   DMA2D_FGOR_LO_Msk

Line Offset

◆ DMA2D_FGOR_LO_Msk

#define DMA2D_FGOR_LO_Msk   (0x3FFFUL << DMA2D_FGOR_LO_Pos)

0x00003FFF

◆ DMA2D_FGPFCCR_AI

#define DMA2D_FGPFCCR_AI   DMA2D_FGPFCCR_AI_Msk

Foreground Input Alpha Inverted

◆ DMA2D_FGPFCCR_AI_Msk

#define DMA2D_FGPFCCR_AI_Msk   (0x1UL << DMA2D_FGPFCCR_AI_Pos)

0x00100000

◆ DMA2D_FGPFCCR_ALPHA

#define DMA2D_FGPFCCR_ALPHA   DMA2D_FGPFCCR_ALPHA_Msk

Alpha value

◆ DMA2D_FGPFCCR_ALPHA_Msk

#define DMA2D_FGPFCCR_ALPHA_Msk   (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos)

0xFF000000

◆ DMA2D_FGPFCCR_AM

#define DMA2D_FGPFCCR_AM   DMA2D_FGPFCCR_AM_Msk

Alpha mode AM[1:0]

◆ DMA2D_FGPFCCR_AM_0

#define DMA2D_FGPFCCR_AM_0   (0x1UL << DMA2D_FGPFCCR_AM_Pos)

0x00010000

◆ DMA2D_FGPFCCR_AM_1

#define DMA2D_FGPFCCR_AM_1   (0x2UL << DMA2D_FGPFCCR_AM_Pos)

0x00020000

◆ DMA2D_FGPFCCR_AM_Msk

#define DMA2D_FGPFCCR_AM_Msk   (0x3UL << DMA2D_FGPFCCR_AM_Pos)

0x00030000

◆ DMA2D_FGPFCCR_CCM

#define DMA2D_FGPFCCR_CCM   DMA2D_FGPFCCR_CCM_Msk

CLUT Color mode

◆ DMA2D_FGPFCCR_CCM_Msk

#define DMA2D_FGPFCCR_CCM_Msk   (0x1UL << DMA2D_FGPFCCR_CCM_Pos)

0x00000010

◆ DMA2D_FGPFCCR_CM

#define DMA2D_FGPFCCR_CM   DMA2D_FGPFCCR_CM_Msk

Input color mode CM[3:0]

◆ DMA2D_FGPFCCR_CM_0

#define DMA2D_FGPFCCR_CM_0   (0x1UL << DMA2D_FGPFCCR_CM_Pos)

0x00000001

◆ DMA2D_FGPFCCR_CM_1

#define DMA2D_FGPFCCR_CM_1   (0x2UL << DMA2D_FGPFCCR_CM_Pos)

0x00000002

◆ DMA2D_FGPFCCR_CM_2

#define DMA2D_FGPFCCR_CM_2   (0x4UL << DMA2D_FGPFCCR_CM_Pos)

0x00000004

◆ DMA2D_FGPFCCR_CM_3

#define DMA2D_FGPFCCR_CM_3   (0x8UL << DMA2D_FGPFCCR_CM_Pos)

0x00000008

◆ DMA2D_FGPFCCR_CM_Msk

#define DMA2D_FGPFCCR_CM_Msk   (0xFUL << DMA2D_FGPFCCR_CM_Pos)

0x0000000F

◆ DMA2D_FGPFCCR_CS

#define DMA2D_FGPFCCR_CS   DMA2D_FGPFCCR_CS_Msk

CLUT size

◆ DMA2D_FGPFCCR_CS_Msk

#define DMA2D_FGPFCCR_CS_Msk   (0xFFUL << DMA2D_FGPFCCR_CS_Pos)

0x0000FF00

◆ DMA2D_FGPFCCR_RBS

#define DMA2D_FGPFCCR_RBS   DMA2D_FGPFCCR_RBS_Msk

Foreground Input Red Blue Swap

◆ DMA2D_FGPFCCR_RBS_Msk

#define DMA2D_FGPFCCR_RBS_Msk   (0x1UL << DMA2D_FGPFCCR_RBS_Pos)

0x00200000

◆ DMA2D_FGPFCCR_START

#define DMA2D_FGPFCCR_START   DMA2D_FGPFCCR_START_Msk

Start

◆ DMA2D_FGPFCCR_START_Msk

#define DMA2D_FGPFCCR_START_Msk   (0x1UL << DMA2D_FGPFCCR_START_Pos)

0x00000020

◆ DMA2D_IFCR_CAECIF

#define DMA2D_IFCR_CAECIF   DMA2D_IFCR_CAECIF_Msk

Clears CLUT Access Error Interrupt Flag

◆ DMA2D_IFCR_CAECIF_Msk

#define DMA2D_IFCR_CAECIF_Msk   (0x1UL << DMA2D_IFCR_CAECIF_Pos)

0x00000008

◆ DMA2D_IFCR_CCEIF

#define DMA2D_IFCR_CCEIF   DMA2D_IFCR_CCEIF_Msk

Clears Configuration Error Interrupt Flag

◆ DMA2D_IFCR_CCEIF_Msk

#define DMA2D_IFCR_CCEIF_Msk   (0x1UL << DMA2D_IFCR_CCEIF_Pos)

0x00000020

◆ DMA2D_IFCR_CCTCIF

#define DMA2D_IFCR_CCTCIF   DMA2D_IFCR_CCTCIF_Msk

Clears CLUT Transfer Complete Interrupt Flag

◆ DMA2D_IFCR_CCTCIF_Msk

#define DMA2D_IFCR_CCTCIF_Msk   (0x1UL << DMA2D_IFCR_CCTCIF_Pos)

0x00000010

◆ DMA2D_IFCR_CTCIF

#define DMA2D_IFCR_CTCIF   DMA2D_IFCR_CTCIF_Msk

Clears Transfer Complete Interrupt Flag

◆ DMA2D_IFCR_CTCIF_Msk

#define DMA2D_IFCR_CTCIF_Msk   (0x1UL << DMA2D_IFCR_CTCIF_Pos)

0x00000002

◆ DMA2D_IFCR_CTEIF

#define DMA2D_IFCR_CTEIF   DMA2D_IFCR_CTEIF_Msk

Clears Transfer Error Interrupt Flag

◆ DMA2D_IFCR_CTEIF_Msk

#define DMA2D_IFCR_CTEIF_Msk   (0x1UL << DMA2D_IFCR_CTEIF_Pos)

0x00000001

◆ DMA2D_IFCR_CTWIF

#define DMA2D_IFCR_CTWIF   DMA2D_IFCR_CTWIF_Msk

Clears Transfer Watermark Interrupt Flag

◆ DMA2D_IFCR_CTWIF_Msk

#define DMA2D_IFCR_CTWIF_Msk   (0x1UL << DMA2D_IFCR_CTWIF_Pos)

0x00000004

◆ DMA2D_IFSR_CCAEIF

#define DMA2D_IFSR_CCAEIF   DMA2D_IFCR_CAECIF

Clears CLUT Access Error Interrupt Flag

◆ DMA2D_IFSR_CCEIF

#define DMA2D_IFSR_CCEIF   DMA2D_IFCR_CCEIF

Clears Configuration Error Interrupt Flag

◆ DMA2D_IFSR_CCTCIF

#define DMA2D_IFSR_CCTCIF   DMA2D_IFCR_CCTCIF

Clears CLUT Transfer Complete Interrupt Flag

◆ DMA2D_IFSR_CTCIF

#define DMA2D_IFSR_CTCIF   DMA2D_IFCR_CTCIF

Clears Transfer Complete Interrupt Flag

◆ DMA2D_IFSR_CTEIF

#define DMA2D_IFSR_CTEIF   DMA2D_IFCR_CTEIF

Clears Transfer Error Interrupt Flag

◆ DMA2D_IFSR_CTWIF

#define DMA2D_IFSR_CTWIF   DMA2D_IFCR_CTWIF

Clears Transfer Watermark Interrupt Flag

◆ DMA2D_ISR_CAEIF

#define DMA2D_ISR_CAEIF   DMA2D_ISR_CAEIF_Msk

CLUT Access Error Interrupt Flag

◆ DMA2D_ISR_CAEIF_Msk

#define DMA2D_ISR_CAEIF_Msk   (0x1UL << DMA2D_ISR_CAEIF_Pos)

0x00000008

◆ DMA2D_ISR_CEIF

#define DMA2D_ISR_CEIF   DMA2D_ISR_CEIF_Msk

Configuration Error Interrupt Flag

◆ DMA2D_ISR_CEIF_Msk

#define DMA2D_ISR_CEIF_Msk   (0x1UL << DMA2D_ISR_CEIF_Pos)

0x00000020

◆ DMA2D_ISR_CTCIF

#define DMA2D_ISR_CTCIF   DMA2D_ISR_CTCIF_Msk

CLUT Transfer Complete Interrupt Flag

◆ DMA2D_ISR_CTCIF_Msk

#define DMA2D_ISR_CTCIF_Msk   (0x1UL << DMA2D_ISR_CTCIF_Pos)

0x00000010

◆ DMA2D_ISR_TCIF

#define DMA2D_ISR_TCIF   DMA2D_ISR_TCIF_Msk

Transfer Complete Interrupt Flag

◆ DMA2D_ISR_TCIF_Msk

#define DMA2D_ISR_TCIF_Msk   (0x1UL << DMA2D_ISR_TCIF_Pos)

0x00000002

◆ DMA2D_ISR_TEIF

#define DMA2D_ISR_TEIF   DMA2D_ISR_TEIF_Msk

Transfer Error Interrupt Flag

◆ DMA2D_ISR_TEIF_Msk

#define DMA2D_ISR_TEIF_Msk   (0x1UL << DMA2D_ISR_TEIF_Pos)

0x00000001

◆ DMA2D_ISR_TWIF

#define DMA2D_ISR_TWIF   DMA2D_ISR_TWIF_Msk

Transfer Watermark Interrupt Flag

◆ DMA2D_ISR_TWIF_Msk

#define DMA2D_ISR_TWIF_Msk   (0x1UL << DMA2D_ISR_TWIF_Pos)

0x00000004

◆ DMA2D_LWR_LW

#define DMA2D_LWR_LW   DMA2D_LWR_LW_Msk

Line Watermark

◆ DMA2D_LWR_LW_Msk

#define DMA2D_LWR_LW_Msk   (0xFFFFUL << DMA2D_LWR_LW_Pos)

0x0000FFFF

◆ DMA2D_NLR_NL

#define DMA2D_NLR_NL   DMA2D_NLR_NL_Msk

Number of Lines

◆ DMA2D_NLR_NL_Msk

#define DMA2D_NLR_NL_Msk   (0xFFFFUL << DMA2D_NLR_NL_Pos)

0x0000FFFF

◆ DMA2D_NLR_PL

#define DMA2D_NLR_PL   DMA2D_NLR_PL_Msk

Pixel per Lines

◆ DMA2D_NLR_PL_Msk

#define DMA2D_NLR_PL_Msk   (0x3FFFUL << DMA2D_NLR_PL_Pos)

0x3FFF0000

◆ DMA2D_OCOLR_ALPHA_1

#define DMA2D_OCOLR_ALPHA_1   0xFF000000U

Alpha Channel Value Mode_RGB565

◆ DMA2D_OCOLR_ALPHA_3

#define DMA2D_OCOLR_ALPHA_3   0x00008000U

Alpha Channel Value Mode_ARGB4444

◆ DMA2D_OCOLR_ALPHA_4

#define DMA2D_OCOLR_ALPHA_4   0x0000F000U

Alpha Channel Value

◆ DMA2D_OCOLR_BLUE_1

#define DMA2D_OCOLR_BLUE_1   0x000000FFU

<Mode_ARGB8888/RGB888 BLUE Value

◆ DMA2D_OCOLR_BLUE_2

#define DMA2D_OCOLR_BLUE_2   0x0000001FU

BLUE Value

◆ DMA2D_OCOLR_BLUE_3

#define DMA2D_OCOLR_BLUE_3   0x0000001FU

BLUE Value

◆ DMA2D_OCOLR_BLUE_4

#define DMA2D_OCOLR_BLUE_4   0x0000000FU

BLUE Value

◆ DMA2D_OCOLR_GREEN_1

#define DMA2D_OCOLR_GREEN_1   0x0000FF00U

GREEN Value

◆ DMA2D_OCOLR_GREEN_2

#define DMA2D_OCOLR_GREEN_2   0x000007E0U

GREEN Value

◆ DMA2D_OCOLR_GREEN_3

#define DMA2D_OCOLR_GREEN_3   0x000003E0U

GREEN Value

◆ DMA2D_OCOLR_GREEN_4

#define DMA2D_OCOLR_GREEN_4   0x000000F0U

GREEN Value

◆ DMA2D_OCOLR_RED_1

#define DMA2D_OCOLR_RED_1   0x00FF0000U

Red Value

◆ DMA2D_OCOLR_RED_2

#define DMA2D_OCOLR_RED_2   0x0000F800U

Red Value Mode_ARGB1555

◆ DMA2D_OCOLR_RED_3

#define DMA2D_OCOLR_RED_3   0x00007C00U

Red Value

◆ DMA2D_OCOLR_RED_4

#define DMA2D_OCOLR_RED_4   0x00000F00U

Red Value

◆ DMA2D_OMAR_MA

#define DMA2D_OMAR_MA   DMA2D_OMAR_MA_Msk

Memory Address

◆ DMA2D_OMAR_MA_Msk

#define DMA2D_OMAR_MA_Msk   (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos)

0xFFFFFFFF

◆ DMA2D_OOR_LO

#define DMA2D_OOR_LO   DMA2D_OOR_LO_Msk

Line Offset

◆ DMA2D_OOR_LO_Msk

#define DMA2D_OOR_LO_Msk   (0x3FFFUL << DMA2D_OOR_LO_Pos)

0x00003FFF

◆ DMA2D_OPFCCR_AI

#define DMA2D_OPFCCR_AI   DMA2D_OPFCCR_AI_Msk

Output Alpha Inverted

◆ DMA2D_OPFCCR_AI_Msk

#define DMA2D_OPFCCR_AI_Msk   (0x1UL << DMA2D_OPFCCR_AI_Pos)

0x00100000

◆ DMA2D_OPFCCR_CM

#define DMA2D_OPFCCR_CM   DMA2D_OPFCCR_CM_Msk

Color mode CM[2:0]

◆ DMA2D_OPFCCR_CM_0

#define DMA2D_OPFCCR_CM_0   (0x1UL << DMA2D_OPFCCR_CM_Pos)

0x00000001

◆ DMA2D_OPFCCR_CM_1

#define DMA2D_OPFCCR_CM_1   (0x2UL << DMA2D_OPFCCR_CM_Pos)

0x00000002

◆ DMA2D_OPFCCR_CM_2

#define DMA2D_OPFCCR_CM_2   (0x4UL << DMA2D_OPFCCR_CM_Pos)

0x00000004

◆ DMA2D_OPFCCR_CM_Msk

#define DMA2D_OPFCCR_CM_Msk   (0x7UL << DMA2D_OPFCCR_CM_Pos)

0x00000007

◆ DMA2D_OPFCCR_RBS

#define DMA2D_OPFCCR_RBS   DMA2D_OPFCCR_RBS_Msk

Output Red Blue Swap

◆ DMA2D_OPFCCR_RBS_Msk

#define DMA2D_OPFCCR_RBS_Msk   (0x1UL << DMA2D_OPFCCR_RBS_Pos)

0x00200000

◆ DMA_HIFCR_CDMEIF4_Msk

#define DMA_HIFCR_CDMEIF4_Msk   (0x1UL << DMA_HIFCR_CDMEIF4_Pos)

0x00000004

◆ DMA_HIFCR_CDMEIF5_Msk

#define DMA_HIFCR_CDMEIF5_Msk   (0x1UL << DMA_HIFCR_CDMEIF5_Pos)

0x00000100

◆ DMA_HIFCR_CDMEIF6_Msk

#define DMA_HIFCR_CDMEIF6_Msk   (0x1UL << DMA_HIFCR_CDMEIF6_Pos)

0x00040000

◆ DMA_HIFCR_CDMEIF7_Msk

#define DMA_HIFCR_CDMEIF7_Msk   (0x1UL << DMA_HIFCR_CDMEIF7_Pos)

0x01000000

◆ DMA_HIFCR_CFEIF4_Msk

#define DMA_HIFCR_CFEIF4_Msk   (0x1UL << DMA_HIFCR_CFEIF4_Pos)

0x00000001

◆ DMA_HIFCR_CFEIF5_Msk

#define DMA_HIFCR_CFEIF5_Msk   (0x1UL << DMA_HIFCR_CFEIF5_Pos)

0x00000040

◆ DMA_HIFCR_CFEIF6_Msk

#define DMA_HIFCR_CFEIF6_Msk   (0x1UL << DMA_HIFCR_CFEIF6_Pos)

0x00010000

◆ DMA_HIFCR_CFEIF7_Msk

#define DMA_HIFCR_CFEIF7_Msk   (0x1UL << DMA_HIFCR_CFEIF7_Pos)

0x00400000

◆ DMA_HIFCR_CHTIF4_Msk

#define DMA_HIFCR_CHTIF4_Msk   (0x1UL << DMA_HIFCR_CHTIF4_Pos)

0x00000010

◆ DMA_HIFCR_CHTIF5_Msk

#define DMA_HIFCR_CHTIF5_Msk   (0x1UL << DMA_HIFCR_CHTIF5_Pos)

0x00000400

◆ DMA_HIFCR_CHTIF6_Msk

#define DMA_HIFCR_CHTIF6_Msk   (0x1UL << DMA_HIFCR_CHTIF6_Pos)

0x00100000

◆ DMA_HIFCR_CHTIF7_Msk

#define DMA_HIFCR_CHTIF7_Msk   (0x1UL << DMA_HIFCR_CHTIF7_Pos)

0x04000000

◆ DMA_HIFCR_CTCIF4_Msk

#define DMA_HIFCR_CTCIF4_Msk   (0x1UL << DMA_HIFCR_CTCIF4_Pos)

0x00000020

◆ DMA_HIFCR_CTCIF5_Msk

#define DMA_HIFCR_CTCIF5_Msk   (0x1UL << DMA_HIFCR_CTCIF5_Pos)

0x00000800

◆ DMA_HIFCR_CTCIF6_Msk

#define DMA_HIFCR_CTCIF6_Msk   (0x1UL << DMA_HIFCR_CTCIF6_Pos)

0x00200000

◆ DMA_HIFCR_CTCIF7_Msk

#define DMA_HIFCR_CTCIF7_Msk   (0x1UL << DMA_HIFCR_CTCIF7_Pos)

0x08000000

◆ DMA_HIFCR_CTEIF4_Msk

#define DMA_HIFCR_CTEIF4_Msk   (0x1UL << DMA_HIFCR_CTEIF4_Pos)

0x00000008

◆ DMA_HIFCR_CTEIF5_Msk

#define DMA_HIFCR_CTEIF5_Msk   (0x1UL << DMA_HIFCR_CTEIF5_Pos)

0x00000200

◆ DMA_HIFCR_CTEIF6_Msk

#define DMA_HIFCR_CTEIF6_Msk   (0x1UL << DMA_HIFCR_CTEIF6_Pos)

0x00080000

◆ DMA_HIFCR_CTEIF7_Msk

#define DMA_HIFCR_CTEIF7_Msk   (0x1UL << DMA_HIFCR_CTEIF7_Pos)

0x02000000

◆ DMA_HISR_DMEIF4_Msk

#define DMA_HISR_DMEIF4_Msk   (0x1UL << DMA_HISR_DMEIF4_Pos)

0x00000004

◆ DMA_HISR_DMEIF5_Msk

#define DMA_HISR_DMEIF5_Msk   (0x1UL << DMA_HISR_DMEIF5_Pos)

0x00000100

◆ DMA_HISR_DMEIF6_Msk

#define DMA_HISR_DMEIF6_Msk   (0x1UL << DMA_HISR_DMEIF6_Pos)

0x00040000

◆ DMA_HISR_DMEIF7_Msk

#define DMA_HISR_DMEIF7_Msk   (0x1UL << DMA_HISR_DMEIF7_Pos)

0x01000000

◆ DMA_HISR_FEIF4_Msk

#define DMA_HISR_FEIF4_Msk   (0x1UL << DMA_HISR_FEIF4_Pos)

0x00000001

◆ DMA_HISR_FEIF5_Msk

#define DMA_HISR_FEIF5_Msk   (0x1UL << DMA_HISR_FEIF5_Pos)

0x00000040

◆ DMA_HISR_FEIF6_Msk

#define DMA_HISR_FEIF6_Msk   (0x1UL << DMA_HISR_FEIF6_Pos)

0x00010000

◆ DMA_HISR_FEIF7_Msk

#define DMA_HISR_FEIF7_Msk   (0x1UL << DMA_HISR_FEIF7_Pos)

0x00400000

◆ DMA_HISR_HTIF4_Msk

#define DMA_HISR_HTIF4_Msk   (0x1UL << DMA_HISR_HTIF4_Pos)

0x00000010

◆ DMA_HISR_HTIF5_Msk

#define DMA_HISR_HTIF5_Msk   (0x1UL << DMA_HISR_HTIF5_Pos)

0x00000400

◆ DMA_HISR_HTIF6_Msk

#define DMA_HISR_HTIF6_Msk   (0x1UL << DMA_HISR_HTIF6_Pos)

0x00100000

◆ DMA_HISR_HTIF7_Msk

#define DMA_HISR_HTIF7_Msk   (0x1UL << DMA_HISR_HTIF7_Pos)

0x04000000

◆ DMA_HISR_TCIF4_Msk

#define DMA_HISR_TCIF4_Msk   (0x1UL << DMA_HISR_TCIF4_Pos)

0x00000020

◆ DMA_HISR_TCIF5_Msk

#define DMA_HISR_TCIF5_Msk   (0x1UL << DMA_HISR_TCIF5_Pos)

0x00000800

◆ DMA_HISR_TCIF6_Msk

#define DMA_HISR_TCIF6_Msk   (0x1UL << DMA_HISR_TCIF6_Pos)

0x00200000

◆ DMA_HISR_TCIF7_Msk

#define DMA_HISR_TCIF7_Msk   (0x1UL << DMA_HISR_TCIF7_Pos)

0x08000000

◆ DMA_HISR_TEIF4_Msk

#define DMA_HISR_TEIF4_Msk   (0x1UL << DMA_HISR_TEIF4_Pos)

0x00000008

◆ DMA_HISR_TEIF5_Msk

#define DMA_HISR_TEIF5_Msk   (0x1UL << DMA_HISR_TEIF5_Pos)

0x00000200

◆ DMA_HISR_TEIF6_Msk

#define DMA_HISR_TEIF6_Msk   (0x1UL << DMA_HISR_TEIF6_Pos)

0x00080000

◆ DMA_HISR_TEIF7_Msk

#define DMA_HISR_TEIF7_Msk   (0x1UL << DMA_HISR_TEIF7_Pos)

0x02000000

◆ DMA_LIFCR_CDMEIF0_Msk

#define DMA_LIFCR_CDMEIF0_Msk   (0x1UL << DMA_LIFCR_CDMEIF0_Pos)

0x00000004

◆ DMA_LIFCR_CDMEIF1_Msk

#define DMA_LIFCR_CDMEIF1_Msk   (0x1UL << DMA_LIFCR_CDMEIF1_Pos)

0x00000100

◆ DMA_LIFCR_CDMEIF2_Msk

#define DMA_LIFCR_CDMEIF2_Msk   (0x1UL << DMA_LIFCR_CDMEIF2_Pos)

0x00040000

◆ DMA_LIFCR_CDMEIF3_Msk

#define DMA_LIFCR_CDMEIF3_Msk   (0x1UL << DMA_LIFCR_CDMEIF3_Pos)

0x01000000

◆ DMA_LIFCR_CFEIF0_Msk

#define DMA_LIFCR_CFEIF0_Msk   (0x1UL << DMA_LIFCR_CFEIF0_Pos)

0x00000001

◆ DMA_LIFCR_CFEIF1_Msk

#define DMA_LIFCR_CFEIF1_Msk   (0x1UL << DMA_LIFCR_CFEIF1_Pos)

0x00000040

◆ DMA_LIFCR_CFEIF2_Msk

#define DMA_LIFCR_CFEIF2_Msk   (0x1UL << DMA_LIFCR_CFEIF2_Pos)

0x00010000

◆ DMA_LIFCR_CFEIF3_Msk

#define DMA_LIFCR_CFEIF3_Msk   (0x1UL << DMA_LIFCR_CFEIF3_Pos)

0x00400000

◆ DMA_LIFCR_CHTIF0_Msk

#define DMA_LIFCR_CHTIF0_Msk   (0x1UL << DMA_LIFCR_CHTIF0_Pos)

0x00000010

◆ DMA_LIFCR_CHTIF1_Msk

#define DMA_LIFCR_CHTIF1_Msk   (0x1UL << DMA_LIFCR_CHTIF1_Pos)

0x00000400

◆ DMA_LIFCR_CHTIF2_Msk

#define DMA_LIFCR_CHTIF2_Msk   (0x1UL << DMA_LIFCR_CHTIF2_Pos)

0x00100000

◆ DMA_LIFCR_CHTIF3_Msk

#define DMA_LIFCR_CHTIF3_Msk   (0x1UL << DMA_LIFCR_CHTIF3_Pos)

0x04000000

◆ DMA_LIFCR_CTCIF0_Msk

#define DMA_LIFCR_CTCIF0_Msk   (0x1UL << DMA_LIFCR_CTCIF0_Pos)

0x00000020

◆ DMA_LIFCR_CTCIF1_Msk

#define DMA_LIFCR_CTCIF1_Msk   (0x1UL << DMA_LIFCR_CTCIF1_Pos)

0x00000800

◆ DMA_LIFCR_CTCIF2_Msk

#define DMA_LIFCR_CTCIF2_Msk   (0x1UL << DMA_LIFCR_CTCIF2_Pos)

0x00200000

◆ DMA_LIFCR_CTCIF3_Msk

#define DMA_LIFCR_CTCIF3_Msk   (0x1UL << DMA_LIFCR_CTCIF3_Pos)

0x08000000

◆ DMA_LIFCR_CTEIF0_Msk

#define DMA_LIFCR_CTEIF0_Msk   (0x1UL << DMA_LIFCR_CTEIF0_Pos)

0x00000008

◆ DMA_LIFCR_CTEIF1_Msk

#define DMA_LIFCR_CTEIF1_Msk   (0x1UL << DMA_LIFCR_CTEIF1_Pos)

0x00000200

◆ DMA_LIFCR_CTEIF2_Msk

#define DMA_LIFCR_CTEIF2_Msk   (0x1UL << DMA_LIFCR_CTEIF2_Pos)

0x00080000

◆ DMA_LIFCR_CTEIF3_Msk

#define DMA_LIFCR_CTEIF3_Msk   (0x1UL << DMA_LIFCR_CTEIF3_Pos)

0x02000000

◆ DMA_LISR_DMEIF0_Msk

#define DMA_LISR_DMEIF0_Msk   (0x1UL << DMA_LISR_DMEIF0_Pos)

0x00000004

◆ DMA_LISR_DMEIF1_Msk

#define DMA_LISR_DMEIF1_Msk   (0x1UL << DMA_LISR_DMEIF1_Pos)

0x00000100

◆ DMA_LISR_DMEIF2_Msk

#define DMA_LISR_DMEIF2_Msk   (0x1UL << DMA_LISR_DMEIF2_Pos)

0x00040000

◆ DMA_LISR_DMEIF3_Msk

#define DMA_LISR_DMEIF3_Msk   (0x1UL << DMA_LISR_DMEIF3_Pos)

0x01000000

◆ DMA_LISR_FEIF0_Msk

#define DMA_LISR_FEIF0_Msk   (0x1UL << DMA_LISR_FEIF0_Pos)

0x00000001

◆ DMA_LISR_FEIF1_Msk

#define DMA_LISR_FEIF1_Msk   (0x1UL << DMA_LISR_FEIF1_Pos)

0x00000040

◆ DMA_LISR_FEIF2_Msk

#define DMA_LISR_FEIF2_Msk   (0x1UL << DMA_LISR_FEIF2_Pos)

0x00010000

◆ DMA_LISR_FEIF3_Msk

#define DMA_LISR_FEIF3_Msk   (0x1UL << DMA_LISR_FEIF3_Pos)

0x00400000

◆ DMA_LISR_HTIF0_Msk

#define DMA_LISR_HTIF0_Msk   (0x1UL << DMA_LISR_HTIF0_Pos)

0x00000010

◆ DMA_LISR_HTIF1_Msk

#define DMA_LISR_HTIF1_Msk   (0x1UL << DMA_LISR_HTIF1_Pos)

0x00000400

◆ DMA_LISR_HTIF2_Msk

#define DMA_LISR_HTIF2_Msk   (0x1UL << DMA_LISR_HTIF2_Pos)

0x00100000

◆ DMA_LISR_HTIF3_Msk

#define DMA_LISR_HTIF3_Msk   (0x1UL << DMA_LISR_HTIF3_Pos)

0x04000000

◆ DMA_LISR_TCIF0_Msk

#define DMA_LISR_TCIF0_Msk   (0x1UL << DMA_LISR_TCIF0_Pos)

0x00000020

◆ DMA_LISR_TCIF1_Msk

#define DMA_LISR_TCIF1_Msk   (0x1UL << DMA_LISR_TCIF1_Pos)

0x00000800

◆ DMA_LISR_TCIF2_Msk

#define DMA_LISR_TCIF2_Msk   (0x1UL << DMA_LISR_TCIF2_Pos)

0x00200000

◆ DMA_LISR_TCIF3_Msk

#define DMA_LISR_TCIF3_Msk   (0x1UL << DMA_LISR_TCIF3_Pos)

0x08000000

◆ DMA_LISR_TEIF0_Msk

#define DMA_LISR_TEIF0_Msk   (0x1UL << DMA_LISR_TEIF0_Pos)

0x00000008

◆ DMA_LISR_TEIF1_Msk

#define DMA_LISR_TEIF1_Msk   (0x1UL << DMA_LISR_TEIF1_Pos)

0x00000200

◆ DMA_LISR_TEIF2_Msk

#define DMA_LISR_TEIF2_Msk   (0x1UL << DMA_LISR_TEIF2_Pos)

0x00080000

◆ DMA_LISR_TEIF3_Msk

#define DMA_LISR_TEIF3_Msk   (0x1UL << DMA_LISR_TEIF3_Pos)

0x02000000

◆ DMA_SxCR_CHSEL_0

#define DMA_SxCR_CHSEL_0   (0x1UL << DMA_SxCR_CHSEL_Pos)

0x02000000

◆ DMA_SxCR_CHSEL_1

#define DMA_SxCR_CHSEL_1   (0x2UL << DMA_SxCR_CHSEL_Pos)

0x04000000

◆ DMA_SxCR_CHSEL_2

#define DMA_SxCR_CHSEL_2   (0x4UL << DMA_SxCR_CHSEL_Pos)

0x08000000

◆ DMA_SxCR_CHSEL_3

#define DMA_SxCR_CHSEL_3   (0x8UL << DMA_SxCR_CHSEL_Pos)

0x10000000

◆ DMA_SxCR_CHSEL_Msk

#define DMA_SxCR_CHSEL_Msk   (0xFUL << DMA_SxCR_CHSEL_Pos)

0x1E000000

◆ DMA_SxCR_CIRC_Msk

#define DMA_SxCR_CIRC_Msk   (0x1UL << DMA_SxCR_CIRC_Pos)

0x00000100

◆ DMA_SxCR_CT_Msk

#define DMA_SxCR_CT_Msk   (0x1UL << DMA_SxCR_CT_Pos)

0x00080000

◆ DMA_SxCR_DBM_Msk

#define DMA_SxCR_DBM_Msk   (0x1UL << DMA_SxCR_DBM_Pos)

0x00040000

◆ DMA_SxCR_DIR_0

#define DMA_SxCR_DIR_0   (0x1UL << DMA_SxCR_DIR_Pos)

0x00000040

◆ DMA_SxCR_DIR_1

#define DMA_SxCR_DIR_1   (0x2UL << DMA_SxCR_DIR_Pos)

0x00000080

◆ DMA_SxCR_DIR_Msk

#define DMA_SxCR_DIR_Msk   (0x3UL << DMA_SxCR_DIR_Pos)

0x000000C0

◆ DMA_SxCR_DMEIE_Msk

#define DMA_SxCR_DMEIE_Msk   (0x1UL << DMA_SxCR_DMEIE_Pos)

0x00000002

◆ DMA_SxCR_EN_Msk

#define DMA_SxCR_EN_Msk   (0x1UL << DMA_SxCR_EN_Pos)

0x00000001

◆ DMA_SxCR_HTIE_Msk

#define DMA_SxCR_HTIE_Msk   (0x1UL << DMA_SxCR_HTIE_Pos)

0x00000008

◆ DMA_SxCR_MBURST_0

#define DMA_SxCR_MBURST_0   (0x1UL << DMA_SxCR_MBURST_Pos)

0x00800000

◆ DMA_SxCR_MBURST_1

#define DMA_SxCR_MBURST_1   (0x2UL << DMA_SxCR_MBURST_Pos)

0x01000000

◆ DMA_SxCR_MBURST_Msk

#define DMA_SxCR_MBURST_Msk   (0x3UL << DMA_SxCR_MBURST_Pos)

0x01800000

◆ DMA_SxCR_MINC_Msk

#define DMA_SxCR_MINC_Msk   (0x1UL << DMA_SxCR_MINC_Pos)

0x00000400

◆ DMA_SxCR_MSIZE_0

#define DMA_SxCR_MSIZE_0   (0x1UL << DMA_SxCR_MSIZE_Pos)

0x00002000

◆ DMA_SxCR_MSIZE_1

#define DMA_SxCR_MSIZE_1   (0x2UL << DMA_SxCR_MSIZE_Pos)

0x00004000

◆ DMA_SxCR_MSIZE_Msk

#define DMA_SxCR_MSIZE_Msk   (0x3UL << DMA_SxCR_MSIZE_Pos)

0x00006000

◆ DMA_SxCR_PBURST_0

#define DMA_SxCR_PBURST_0   (0x1UL << DMA_SxCR_PBURST_Pos)

0x00200000

◆ DMA_SxCR_PBURST_1

#define DMA_SxCR_PBURST_1   (0x2UL << DMA_SxCR_PBURST_Pos)

0x00400000

◆ DMA_SxCR_PBURST_Msk

#define DMA_SxCR_PBURST_Msk   (0x3UL << DMA_SxCR_PBURST_Pos)

0x00600000

◆ DMA_SxCR_PFCTRL_Msk

#define DMA_SxCR_PFCTRL_Msk   (0x1UL << DMA_SxCR_PFCTRL_Pos)

0x00000020

◆ DMA_SxCR_PINC_Msk

#define DMA_SxCR_PINC_Msk   (0x1UL << DMA_SxCR_PINC_Pos)

0x00000200

◆ DMA_SxCR_PINCOS_Msk

#define DMA_SxCR_PINCOS_Msk   (0x1UL << DMA_SxCR_PINCOS_Pos)

0x00008000

◆ DMA_SxCR_PL_0

#define DMA_SxCR_PL_0   (0x1UL << DMA_SxCR_PL_Pos)

0x00010000

◆ DMA_SxCR_PL_1

#define DMA_SxCR_PL_1   (0x2UL << DMA_SxCR_PL_Pos)

0x00020000

◆ DMA_SxCR_PL_Msk

#define DMA_SxCR_PL_Msk   (0x3UL << DMA_SxCR_PL_Pos)

0x00030000

◆ DMA_SxCR_PSIZE_0

#define DMA_SxCR_PSIZE_0   (0x1UL << DMA_SxCR_PSIZE_Pos)

0x00000800

◆ DMA_SxCR_PSIZE_1

#define DMA_SxCR_PSIZE_1   (0x2UL << DMA_SxCR_PSIZE_Pos)

0x00001000

◆ DMA_SxCR_PSIZE_Msk

#define DMA_SxCR_PSIZE_Msk   (0x3UL << DMA_SxCR_PSIZE_Pos)

0x00001800

◆ DMA_SxCR_TCIE_Msk

#define DMA_SxCR_TCIE_Msk   (0x1UL << DMA_SxCR_TCIE_Pos)

0x00000010

◆ DMA_SxCR_TEIE_Msk

#define DMA_SxCR_TEIE_Msk   (0x1UL << DMA_SxCR_TEIE_Pos)

0x00000004

◆ DMA_SxFCR_DMDIS_Msk

#define DMA_SxFCR_DMDIS_Msk   (0x1UL << DMA_SxFCR_DMDIS_Pos)

0x00000004

◆ DMA_SxFCR_FEIE_Msk

#define DMA_SxFCR_FEIE_Msk   (0x1UL << DMA_SxFCR_FEIE_Pos)

0x00000080

◆ DMA_SxFCR_FS_0

#define DMA_SxFCR_FS_0   (0x1UL << DMA_SxFCR_FS_Pos)

0x00000008

◆ DMA_SxFCR_FS_1

#define DMA_SxFCR_FS_1   (0x2UL << DMA_SxFCR_FS_Pos)

0x00000010

◆ DMA_SxFCR_FS_2

#define DMA_SxFCR_FS_2   (0x4UL << DMA_SxFCR_FS_Pos)

0x00000020

◆ DMA_SxFCR_FS_Msk

#define DMA_SxFCR_FS_Msk   (0x7UL << DMA_SxFCR_FS_Pos)

0x00000038

◆ DMA_SxFCR_FTH_0

#define DMA_SxFCR_FTH_0   (0x1UL << DMA_SxFCR_FTH_Pos)

0x00000001

◆ DMA_SxFCR_FTH_1

#define DMA_SxFCR_FTH_1   (0x2UL << DMA_SxFCR_FTH_Pos)

0x00000002

◆ DMA_SxFCR_FTH_Msk

#define DMA_SxFCR_FTH_Msk   (0x3UL << DMA_SxFCR_FTH_Pos)

0x00000003

◆ DMA_SxM0AR_M0A

#define DMA_SxM0AR_M0A   DMA_SxM0AR_M0A_Msk

Memory Address

◆ DMA_SxM0AR_M0A_Msk

#define DMA_SxM0AR_M0A_Msk   (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)

0xFFFFFFFF

◆ DMA_SxM1AR_M1A

#define DMA_SxM1AR_M1A   DMA_SxM1AR_M1A_Msk

Memory Address

◆ DMA_SxM1AR_M1A_Msk

#define DMA_SxM1AR_M1A_Msk   (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)

0xFFFFFFFF

◆ DMA_SxNDT_0

#define DMA_SxNDT_0   (0x0001UL << DMA_SxNDT_Pos)

0x00000001

◆ DMA_SxNDT_1

#define DMA_SxNDT_1   (0x0002UL << DMA_SxNDT_Pos)

0x00000002

◆ DMA_SxNDT_10

#define DMA_SxNDT_10   (0x0400UL << DMA_SxNDT_Pos)

0x00000400

◆ DMA_SxNDT_11

#define DMA_SxNDT_11   (0x0800UL << DMA_SxNDT_Pos)

0x00000800

◆ DMA_SxNDT_12

#define DMA_SxNDT_12   (0x1000UL << DMA_SxNDT_Pos)

0x00001000

◆ DMA_SxNDT_13

#define DMA_SxNDT_13   (0x2000UL << DMA_SxNDT_Pos)

0x00002000

◆ DMA_SxNDT_14

#define DMA_SxNDT_14   (0x4000UL << DMA_SxNDT_Pos)

0x00004000

◆ DMA_SxNDT_15

#define DMA_SxNDT_15   (0x8000UL << DMA_SxNDT_Pos)

0x00008000

◆ DMA_SxNDT_2

#define DMA_SxNDT_2   (0x0004UL << DMA_SxNDT_Pos)

0x00000004

◆ DMA_SxNDT_3

#define DMA_SxNDT_3   (0x0008UL << DMA_SxNDT_Pos)

0x00000008

◆ DMA_SxNDT_4

#define DMA_SxNDT_4   (0x0010UL << DMA_SxNDT_Pos)

0x00000010

◆ DMA_SxNDT_5

#define DMA_SxNDT_5   (0x0020UL << DMA_SxNDT_Pos)

0x00000020

◆ DMA_SxNDT_6

#define DMA_SxNDT_6   (0x0040UL << DMA_SxNDT_Pos)

0x00000040

◆ DMA_SxNDT_7

#define DMA_SxNDT_7   (0x0080UL << DMA_SxNDT_Pos)

0x00000080

◆ DMA_SxNDT_8

#define DMA_SxNDT_8   (0x0100UL << DMA_SxNDT_Pos)

0x00000100

◆ DMA_SxNDT_9

#define DMA_SxNDT_9   (0x0200UL << DMA_SxNDT_Pos)

0x00000200

◆ DMA_SxNDT_Msk

#define DMA_SxNDT_Msk   (0xFFFFUL << DMA_SxNDT_Pos)

0x0000FFFF

◆ DMA_SxPAR_PA

#define DMA_SxPAR_PA   DMA_SxPAR_PA_Msk

Peripheral Address

◆ DMA_SxPAR_PA_Msk

#define DMA_SxPAR_PA_Msk   (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)

0xFFFFFFFF

◆ ETH_DMABMR_AAB_Msk

#define ETH_DMABMR_AAB_Msk   (0x1UL << ETH_DMABMR_AAB_Pos)

0x02000000

◆ ETH_DMABMR_DA_Msk

#define ETH_DMABMR_DA_Msk   (0x1UL << ETH_DMABMR_DA_Pos)

0x00000002

◆ ETH_DMABMR_DSL_Msk

#define ETH_DMABMR_DSL_Msk   (0x1FUL << ETH_DMABMR_DSL_Pos)

0x0000007C

◆ ETH_DMABMR_EDE_Msk

#define ETH_DMABMR_EDE_Msk   (0x1UL << ETH_DMABMR_EDE_Pos)

0x00000080

◆ ETH_DMABMR_FB_Msk

#define ETH_DMABMR_FB_Msk   (0x1UL << ETH_DMABMR_FB_Pos)

0x00010000

◆ ETH_DMABMR_FPM_Msk

#define ETH_DMABMR_FPM_Msk   (0x1UL << ETH_DMABMR_FPM_Pos)

0x01000000

◆ ETH_DMABMR_PBL_Msk

#define ETH_DMABMR_PBL_Msk   (0x3FUL << ETH_DMABMR_PBL_Pos)

0x00003F00

◆ ETH_DMABMR_RDP_Msk

#define ETH_DMABMR_RDP_Msk   (0x3FUL << ETH_DMABMR_RDP_Pos)

0x007E0000

◆ ETH_DMABMR_RTPR_Msk

#define ETH_DMABMR_RTPR_Msk   (0x3UL << ETH_DMABMR_RTPR_Pos)

0x0000C000

◆ ETH_DMABMR_SR_Msk

#define ETH_DMABMR_SR_Msk   (0x1UL << ETH_DMABMR_SR_Pos)

0x00000001

◆ ETH_DMABMR_USP_Msk

#define ETH_DMABMR_USP_Msk   (0x1UL << ETH_DMABMR_USP_Pos)

0x00800000

◆ ETH_DMACHRBAR_HRBAP_Msk

#define ETH_DMACHRBAR_HRBAP_Msk   (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)

0xFFFFFFFF

◆ ETH_DMACHRDR_HRDAP_Msk

#define ETH_DMACHRDR_HRDAP_Msk   (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)

0xFFFFFFFF

◆ ETH_DMACHTBAR_HTBAP_Msk

#define ETH_DMACHTBAR_HTBAP_Msk   (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)

0xFFFFFFFF

◆ ETH_DMACHTDR_HTDAP_Msk

#define ETH_DMACHTDR_HTDAP_Msk   (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)

0xFFFFFFFF

◆ ETH_DMAIER_AISE_Msk

#define ETH_DMAIER_AISE_Msk   (0x1UL << ETH_DMAIER_AISE_Pos)

0x00008000

◆ ETH_DMAIER_ERIE_Msk

#define ETH_DMAIER_ERIE_Msk   (0x1UL << ETH_DMAIER_ERIE_Pos)

0x00004000

◆ ETH_DMAIER_ETIE_Msk

#define ETH_DMAIER_ETIE_Msk   (0x1UL << ETH_DMAIER_ETIE_Pos)

0x00000400

◆ ETH_DMAIER_FBEIE_Msk

#define ETH_DMAIER_FBEIE_Msk   (0x1UL << ETH_DMAIER_FBEIE_Pos)

0x00002000

◆ ETH_DMAIER_NISE_Msk

#define ETH_DMAIER_NISE_Msk   (0x1UL << ETH_DMAIER_NISE_Pos)

0x00010000

◆ ETH_DMAIER_RBUIE_Msk

#define ETH_DMAIER_RBUIE_Msk   (0x1UL << ETH_DMAIER_RBUIE_Pos)

0x00000080

◆ ETH_DMAIER_RIE_Msk

#define ETH_DMAIER_RIE_Msk   (0x1UL << ETH_DMAIER_RIE_Pos)

0x00000040

◆ ETH_DMAIER_ROIE_Msk

#define ETH_DMAIER_ROIE_Msk   (0x1UL << ETH_DMAIER_ROIE_Pos)

0x00000010

◆ ETH_DMAIER_RPSIE_Msk

#define ETH_DMAIER_RPSIE_Msk   (0x1UL << ETH_DMAIER_RPSIE_Pos)

0x00000100

◆ ETH_DMAIER_RWTIE_Msk

#define ETH_DMAIER_RWTIE_Msk   (0x1UL << ETH_DMAIER_RWTIE_Pos)

0x00000200

◆ ETH_DMAIER_TBUIE_Msk

#define ETH_DMAIER_TBUIE_Msk   (0x1UL << ETH_DMAIER_TBUIE_Pos)

0x00000004

◆ ETH_DMAIER_TIE_Msk

#define ETH_DMAIER_TIE_Msk   (0x1UL << ETH_DMAIER_TIE_Pos)

0x00000001

◆ ETH_DMAIER_TJTIE_Msk

#define ETH_DMAIER_TJTIE_Msk   (0x1UL << ETH_DMAIER_TJTIE_Pos)

0x00000008

◆ ETH_DMAIER_TPSIE_Msk

#define ETH_DMAIER_TPSIE_Msk   (0x1UL << ETH_DMAIER_TPSIE_Pos)

0x00000002

◆ ETH_DMAIER_TUIE_Msk

#define ETH_DMAIER_TUIE_Msk   (0x1UL << ETH_DMAIER_TUIE_Pos)

0x00000020

◆ ETH_DMAMFBOCR_MFA_Msk

#define ETH_DMAMFBOCR_MFA_Msk   (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)

0x0FFE0000

◆ ETH_DMAMFBOCR_MFC_Msk

#define ETH_DMAMFBOCR_MFC_Msk   (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)

0x0000FFFF

◆ ETH_DMAMFBOCR_OFOC_Msk

#define ETH_DMAMFBOCR_OFOC_Msk   (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)

0x10000000

◆ ETH_DMAMFBOCR_OMFC_Msk

#define ETH_DMAMFBOCR_OMFC_Msk   (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)

0x00010000

◆ ETH_DMAOMR_DFRF_Msk

#define ETH_DMAOMR_DFRF_Msk   (0x1UL << ETH_DMAOMR_DFRF_Pos)

0x01000000

◆ ETH_DMAOMR_DTCEFD_Msk

#define ETH_DMAOMR_DTCEFD_Msk   (0x1UL << ETH_DMAOMR_DTCEFD_Pos)

0x04000000

◆ ETH_DMAOMR_FEF_Msk

#define ETH_DMAOMR_FEF_Msk   (0x1UL << ETH_DMAOMR_FEF_Pos)

0x00000080

◆ ETH_DMAOMR_FTF_Msk

#define ETH_DMAOMR_FTF_Msk   (0x1UL << ETH_DMAOMR_FTF_Pos)

0x00100000

◆ ETH_DMAOMR_FUGF_Msk

#define ETH_DMAOMR_FUGF_Msk   (0x1UL << ETH_DMAOMR_FUGF_Pos)

0x00000040

◆ ETH_DMAOMR_OSF_Msk

#define ETH_DMAOMR_OSF_Msk   (0x1UL << ETH_DMAOMR_OSF_Pos)

0x00000004

◆ ETH_DMAOMR_RSF_Msk

#define ETH_DMAOMR_RSF_Msk   (0x1UL << ETH_DMAOMR_RSF_Pos)

0x02000000

◆ ETH_DMAOMR_RTC_Msk

#define ETH_DMAOMR_RTC_Msk   (0x3UL << ETH_DMAOMR_RTC_Pos)

0x00000018

◆ ETH_DMAOMR_SR_Msk

#define ETH_DMAOMR_SR_Msk   (0x1UL << ETH_DMAOMR_SR_Pos)

0x00000002

◆ ETH_DMAOMR_ST_Msk

#define ETH_DMAOMR_ST_Msk   (0x1UL << ETH_DMAOMR_ST_Pos)

0x00002000

◆ ETH_DMAOMR_TSF_Msk

#define ETH_DMAOMR_TSF_Msk   (0x1UL << ETH_DMAOMR_TSF_Pos)

0x00200000

◆ ETH_DMAOMR_TTC_Msk

#define ETH_DMAOMR_TTC_Msk   (0x7UL << ETH_DMAOMR_TTC_Pos)

0x0001C000

◆ ETH_DMARDLAR_SRL_Msk

#define ETH_DMARDLAR_SRL_Msk   (0xFFFFFFFFUL << ETH_DMARDLAR_SRL_Pos)

0xFFFFFFFF

◆ ETH_DMARPDR_RPD_Msk

#define ETH_DMARPDR_RPD_Msk   (0xFFFFFFFFUL << ETH_DMARPDR_RPD_Pos)

0xFFFFFFFF

◆ ETH_DMASR_AIS_Msk

#define ETH_DMASR_AIS_Msk   (0x1UL << ETH_DMASR_AIS_Pos)

0x00008000

◆ ETH_DMASR_EBS_DataTransfTx_Msk

#define ETH_DMASR_EBS_DataTransfTx_Msk   (0x1UL << ETH_DMASR_EBS_DataTransfTx_Pos)

0x00800000

◆ ETH_DMASR_EBS_DescAccess_Msk

#define ETH_DMASR_EBS_DescAccess_Msk   (0x1UL << ETH_DMASR_EBS_DescAccess_Pos)

0x02000000

◆ ETH_DMASR_EBS_Msk

#define ETH_DMASR_EBS_Msk   (0x7UL << ETH_DMASR_EBS_Pos)

0x03800000

◆ ETH_DMASR_EBS_ReadTransf_Msk

#define ETH_DMASR_EBS_ReadTransf_Msk   (0x1UL << ETH_DMASR_EBS_ReadTransf_Pos)

0x01000000

◆ ETH_DMASR_ERS_Msk

#define ETH_DMASR_ERS_Msk   (0x1UL << ETH_DMASR_ERS_Pos)

0x00004000

◆ ETH_DMASR_ETS_Msk

#define ETH_DMASR_ETS_Msk   (0x1UL << ETH_DMASR_ETS_Pos)

0x00000400

◆ ETH_DMASR_FBES_Msk

#define ETH_DMASR_FBES_Msk   (0x1UL << ETH_DMASR_FBES_Pos)

0x00002000

◆ ETH_DMASR_MMCS_Msk

#define ETH_DMASR_MMCS_Msk   (0x1UL << ETH_DMASR_MMCS_Pos)

0x08000000

◆ ETH_DMASR_NIS_Msk

#define ETH_DMASR_NIS_Msk   (0x1UL << ETH_DMASR_NIS_Pos)

0x00010000

◆ ETH_DMASR_PMTS_Msk

#define ETH_DMASR_PMTS_Msk   (0x1UL << ETH_DMASR_PMTS_Pos)

0x10000000

◆ ETH_DMASR_RBUS_Msk

#define ETH_DMASR_RBUS_Msk   (0x1UL << ETH_DMASR_RBUS_Pos)

0x00000080

◆ ETH_DMASR_ROS_Msk

#define ETH_DMASR_ROS_Msk   (0x1UL << ETH_DMASR_ROS_Pos)

0x00000010

◆ ETH_DMASR_RPS_Closing_Msk

#define ETH_DMASR_RPS_Closing_Msk   (0x5UL << ETH_DMASR_RPS_Closing_Pos)

0x000A0000

◆ ETH_DMASR_RPS_Fetching_Msk

#define ETH_DMASR_RPS_Fetching_Msk   (0x1UL << ETH_DMASR_RPS_Fetching_Pos)

0x00020000

◆ ETH_DMASR_RPS_Msk

#define ETH_DMASR_RPS_Msk   (0x7UL << ETH_DMASR_RPS_Pos)

0x000E0000

◆ ETH_DMASR_RPS_Queuing_Msk

#define ETH_DMASR_RPS_Queuing_Msk   (0x7UL << ETH_DMASR_RPS_Queuing_Pos)

0x000E0000

◆ ETH_DMASR_RPS_Suspended_Msk

#define ETH_DMASR_RPS_Suspended_Msk   (0x1UL << ETH_DMASR_RPS_Suspended_Pos)

0x00080000

◆ ETH_DMASR_RPS_Waiting_Msk

#define ETH_DMASR_RPS_Waiting_Msk   (0x3UL << ETH_DMASR_RPS_Waiting_Pos)

0x00060000

◆ ETH_DMASR_RPSS_Msk

#define ETH_DMASR_RPSS_Msk   (0x1UL << ETH_DMASR_RPSS_Pos)

0x00000100

◆ ETH_DMASR_RS_Msk

#define ETH_DMASR_RS_Msk   (0x1UL << ETH_DMASR_RS_Pos)

0x00000040

◆ ETH_DMASR_RWTS_Msk

#define ETH_DMASR_RWTS_Msk   (0x1UL << ETH_DMASR_RWTS_Pos)

0x00000200

◆ ETH_DMASR_TBUS_Msk

#define ETH_DMASR_TBUS_Msk   (0x1UL << ETH_DMASR_TBUS_Pos)

0x00000004

◆ ETH_DMASR_TJTS_Msk

#define ETH_DMASR_TJTS_Msk   (0x1UL << ETH_DMASR_TJTS_Pos)

0x00000008

◆ ETH_DMASR_TPS_Closing_Msk

#define ETH_DMASR_TPS_Closing_Msk   (0x7UL << ETH_DMASR_TPS_Closing_Pos)

0x00700000

◆ ETH_DMASR_TPS_Fetching_Msk

#define ETH_DMASR_TPS_Fetching_Msk   (0x1UL << ETH_DMASR_TPS_Fetching_Pos)

0x00100000

◆ ETH_DMASR_TPS_Msk

#define ETH_DMASR_TPS_Msk   (0x7UL << ETH_DMASR_TPS_Pos)

0x00700000

◆ ETH_DMASR_TPS_Reading_Msk

#define ETH_DMASR_TPS_Reading_Msk   (0x3UL << ETH_DMASR_TPS_Reading_Pos)

0x00300000

◆ ETH_DMASR_TPS_Suspended_Msk

#define ETH_DMASR_TPS_Suspended_Msk   (0x3UL << ETH_DMASR_TPS_Suspended_Pos)

0x00600000

◆ ETH_DMASR_TPS_Waiting_Msk

#define ETH_DMASR_TPS_Waiting_Msk   (0x1UL << ETH_DMASR_TPS_Waiting_Pos)

0x00200000

◆ ETH_DMASR_TPSS_Msk

#define ETH_DMASR_TPSS_Msk   (0x1UL << ETH_DMASR_TPSS_Pos)

0x00000002

◆ ETH_DMASR_TS_Msk

#define ETH_DMASR_TS_Msk   (0x1UL << ETH_DMASR_TS_Pos)

0x00000001

◆ ETH_DMASR_TSTS_Msk

#define ETH_DMASR_TSTS_Msk   (0x1UL << ETH_DMASR_TSTS_Pos)

0x20000000

◆ ETH_DMASR_TUS_Msk

#define ETH_DMASR_TUS_Msk   (0x1UL << ETH_DMASR_TUS_Pos)

0x00000020

◆ ETH_DMATDLAR_STL_Msk

#define ETH_DMATDLAR_STL_Msk   (0xFFFFFFFFUL << ETH_DMATDLAR_STL_Pos)

0xFFFFFFFF

◆ ETH_DMATPDR_TPD_Msk

#define ETH_DMATPDR_TPD_Msk   (0xFFFFFFFFUL << ETH_DMATPDR_TPD_Pos)

0xFFFFFFFF

◆ ETH_MACA0HR_MACA0H_Msk

#define ETH_MACA0HR_MACA0H_Msk   (0xFFFFUL << ETH_MACA0HR_MACA0H_Pos)

0x0000FFFF

◆ ETH_MACA0LR_MACA0L_Msk

#define ETH_MACA0LR_MACA0L_Msk   (0xFFFFFFFFUL << ETH_MACA0LR_MACA0L_Pos)

0xFFFFFFFF

◆ ETH_MACA1HR_AE_Msk

#define ETH_MACA1HR_AE_Msk   (0x1UL << ETH_MACA1HR_AE_Pos)

0x80000000

◆ ETH_MACA1HR_MACA1H_Msk

#define ETH_MACA1HR_MACA1H_Msk   (0xFFFFUL << ETH_MACA1HR_MACA1H_Pos)

0x0000FFFF

◆ ETH_MACA1HR_MBC_Msk

#define ETH_MACA1HR_MBC_Msk   (0x3FUL << ETH_MACA1HR_MBC_Pos)

0x3F000000

◆ ETH_MACA1HR_SA_Msk

#define ETH_MACA1HR_SA_Msk   (0x1UL << ETH_MACA1HR_SA_Pos)

0x40000000

◆ ETH_MACA1LR_MACA1L_Msk

#define ETH_MACA1LR_MACA1L_Msk   (0xFFFFFFFFUL << ETH_MACA1LR_MACA1L_Pos)

0xFFFFFFFF

◆ ETH_MACA2HR_AE_Msk

#define ETH_MACA2HR_AE_Msk   (0x1UL << ETH_MACA2HR_AE_Pos)

0x80000000

◆ ETH_MACA2HR_MACA2H_Msk

#define ETH_MACA2HR_MACA2H_Msk   (0xFFFFUL << ETH_MACA2HR_MACA2H_Pos)

0x0000FFFF

◆ ETH_MACA2HR_MBC_Msk

#define ETH_MACA2HR_MBC_Msk   (0x3FUL << ETH_MACA2HR_MBC_Pos)

0x3F000000

◆ ETH_MACA2HR_SA_Msk

#define ETH_MACA2HR_SA_Msk   (0x1UL << ETH_MACA2HR_SA_Pos)

0x40000000

◆ ETH_MACA2LR_MACA2L_Msk

#define ETH_MACA2LR_MACA2L_Msk   (0xFFFFFFFFUL << ETH_MACA2LR_MACA2L_Pos)

0xFFFFFFFF

◆ ETH_MACA3HR_AE_Msk

#define ETH_MACA3HR_AE_Msk   (0x1UL << ETH_MACA3HR_AE_Pos)

0x80000000

◆ ETH_MACA3HR_MACA3H_Msk

#define ETH_MACA3HR_MACA3H_Msk   (0xFFFFUL << ETH_MACA3HR_MACA3H_Pos)

0x0000FFFF

◆ ETH_MACA3HR_MBC_Msk

#define ETH_MACA3HR_MBC_Msk   (0x3FUL << ETH_MACA3HR_MBC_Pos)

0x3F000000

◆ ETH_MACA3HR_SA_Msk

#define ETH_MACA3HR_SA_Msk   (0x1UL << ETH_MACA3HR_SA_Pos)

0x40000000

◆ ETH_MACA3LR_MACA3L_Msk

#define ETH_MACA3LR_MACA3L_Msk   (0xFFFFFFFFUL << ETH_MACA3LR_MACA3L_Pos)

0xFFFFFFFF

◆ ETH_MACCR_APCS_Msk

#define ETH_MACCR_APCS_Msk   (0x1UL << ETH_MACCR_APCS_Pos)

0x00000080

◆ ETH_MACCR_BL_Msk

#define ETH_MACCR_BL_Msk   (0x3UL << ETH_MACCR_BL_Pos)

0x00000060

◆ ETH_MACCR_CSD_Msk

#define ETH_MACCR_CSD_Msk   (0x1UL << ETH_MACCR_CSD_Pos)

0x00010000

◆ ETH_MACCR_DC_Msk

#define ETH_MACCR_DC_Msk   (0x1UL << ETH_MACCR_DC_Pos)

0x00000010

◆ ETH_MACCR_DM_Msk

#define ETH_MACCR_DM_Msk   (0x1UL << ETH_MACCR_DM_Pos)

0x00000800

◆ ETH_MACCR_FES_Msk

#define ETH_MACCR_FES_Msk   (0x1UL << ETH_MACCR_FES_Pos)

0x00004000

◆ ETH_MACCR_IFG_Msk

#define ETH_MACCR_IFG_Msk   (0x7UL << ETH_MACCR_IFG_Pos)

0x000E0000

◆ ETH_MACCR_IPCO_Msk

#define ETH_MACCR_IPCO_Msk   (0x1UL << ETH_MACCR_IPCO_Pos)

0x00000400

◆ ETH_MACCR_JD_Msk

#define ETH_MACCR_JD_Msk   (0x1UL << ETH_MACCR_JD_Pos)

0x00400000

◆ ETH_MACCR_LM_Msk

#define ETH_MACCR_LM_Msk   (0x1UL << ETH_MACCR_LM_Pos)

0x00001000

◆ ETH_MACCR_RD_Msk

#define ETH_MACCR_RD_Msk   (0x1UL << ETH_MACCR_RD_Pos)

0x00000200

◆ ETH_MACCR_RE_Msk

#define ETH_MACCR_RE_Msk   (0x1UL << ETH_MACCR_RE_Pos)

0x00000004

◆ ETH_MACCR_ROD_Msk

#define ETH_MACCR_ROD_Msk   (0x1UL << ETH_MACCR_ROD_Pos)

0x00002000

◆ ETH_MACCR_TE_Msk

#define ETH_MACCR_TE_Msk   (0x1UL << ETH_MACCR_TE_Pos)

0x00000008

◆ ETH_MACCR_WD_Msk

#define ETH_MACCR_WD_Msk   (0x1UL << ETH_MACCR_WD_Pos)

0x00800000

◆ ETH_MACDBGR_MMRPEA_Msk

#define ETH_MACDBGR_MMRPEA_Msk   (0x1UL << ETH_MACDBGR_MMRPEA_Pos)

0x00000001

◆ ETH_MACDBGR_MMTEA_Msk

#define ETH_MACDBGR_MMTEA_Msk   (0x1UL << ETH_MACDBGR_MMTEA_Pos)

0x00010000

◆ ETH_MACDBGR_MSFRWCS_0

#define ETH_MACDBGR_MSFRWCS_0   (0x1UL << ETH_MACDBGR_MSFRWCS_Pos)

0x00000002

◆ ETH_MACDBGR_MSFRWCS_1

#define ETH_MACDBGR_MSFRWCS_1   (0x2UL << ETH_MACDBGR_MSFRWCS_Pos)

0x00000004

◆ ETH_MACDBGR_MSFRWCS_Msk

#define ETH_MACDBGR_MSFRWCS_Msk   (0x3UL << ETH_MACDBGR_MSFRWCS_Pos)

0x00000006

◆ ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk

#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk   (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)

0x00040000

◆ ETH_MACDBGR_MTFCS_Msk

#define ETH_MACDBGR_MTFCS_Msk   (0x3UL << ETH_MACDBGR_MTFCS_Pos)

0x00060000

◆ ETH_MACDBGR_MTFCS_TRANSFERRING_Msk

#define ETH_MACDBGR_MTFCS_TRANSFERRING_Msk   (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)

0x00060000

◆ ETH_MACDBGR_MTFCS_WAITING_Msk

#define ETH_MACDBGR_MTFCS_WAITING_Msk   (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)

0x00020000

◆ ETH_MACDBGR_MTP_Msk

#define ETH_MACDBGR_MTP_Msk   (0x1UL << ETH_MACDBGR_MTP_Pos)

0x00080000

◆ ETH_MACDBGR_RFFL_ABOVEFCT_Msk

#define ETH_MACDBGR_RFFL_ABOVEFCT_Msk   (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)

0x00000200

◆ ETH_MACDBGR_RFFL_BELOWFCT_Msk

#define ETH_MACDBGR_RFFL_BELOWFCT_Msk   (0x1UL << ETH_MACDBGR_RFFL_BELOWFCT_Pos)

0x00000100

◆ ETH_MACDBGR_RFFL_FULL_Msk

#define ETH_MACDBGR_RFFL_FULL_Msk   (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)

0x00000300

◆ ETH_MACDBGR_RFFL_Msk

#define ETH_MACDBGR_RFFL_Msk   (0x3UL << ETH_MACDBGR_RFFL_Pos)

0x00000300

◆ ETH_MACDBGR_RFRCS_DATAREADING_Msk

#define ETH_MACDBGR_RFRCS_DATAREADING_Msk   (0x1UL << ETH_MACDBGR_RFRCS_DATAREADING_Pos)

0x00000020

◆ ETH_MACDBGR_RFRCS_FLUSHING_Msk

#define ETH_MACDBGR_RFRCS_FLUSHING_Msk   (0x3UL << ETH_MACDBGR_RFRCS_FLUSHING_Pos)

0x00000060

◆ ETH_MACDBGR_RFRCS_Msk

#define ETH_MACDBGR_RFRCS_Msk   (0x3UL << ETH_MACDBGR_RFRCS_Pos)

0x00000060

◆ ETH_MACDBGR_RFRCS_STATUSREADING_Msk

#define ETH_MACDBGR_RFRCS_STATUSREADING_Msk   (0x1UL << ETH_MACDBGR_RFRCS_STATUSREADING_Pos)

0x00000040

◆ ETH_MACDBGR_RFWRA_Msk

#define ETH_MACDBGR_RFWRA_Msk   (0x1UL << ETH_MACDBGR_RFWRA_Pos)

0x00000010

◆ ETH_MACDBGR_TFF_Msk

#define ETH_MACDBGR_TFF_Msk   (0x1UL << ETH_MACDBGR_TFF_Pos)

0x02000000

◆ ETH_MACDBGR_TFNE_Msk

#define ETH_MACDBGR_TFNE_Msk   (0x1UL << ETH_MACDBGR_TFNE_Pos)

0x01000000

◆ ETH_MACDBGR_TFRS_Msk

#define ETH_MACDBGR_TFRS_Msk   (0x3UL << ETH_MACDBGR_TFRS_Pos)

0x00300000

◆ ETH_MACDBGR_TFRS_READ_Msk

#define ETH_MACDBGR_TFRS_READ_Msk   (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)

0x00100000

◆ ETH_MACDBGR_TFRS_WAITING_Msk

#define ETH_MACDBGR_TFRS_WAITING_Msk   (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)

0x00200000

◆ ETH_MACDBGR_TFRS_WRITING_Msk

#define ETH_MACDBGR_TFRS_WRITING_Msk   (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)

0x00300000

◆ ETH_MACDBGR_TPWA_Msk

#define ETH_MACDBGR_TPWA_Msk   (0x1UL << ETH_MACDBGR_TPWA_Pos)

0x00400000

◆ ETH_MACFCR_FCBBPA_Msk

#define ETH_MACFCR_FCBBPA_Msk   (0x1UL << ETH_MACFCR_FCBBPA_Pos)

0x00000001

◆ ETH_MACFCR_PLT_Minus144_Msk

#define ETH_MACFCR_PLT_Minus144_Msk   (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)

0x00000020

◆ ETH_MACFCR_PLT_Minus256_Msk

#define ETH_MACFCR_PLT_Minus256_Msk   (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)

0x00000030

◆ ETH_MACFCR_PLT_Minus28_Msk

#define ETH_MACFCR_PLT_Minus28_Msk   (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)

0x00000010

◆ ETH_MACFCR_PLT_Msk

#define ETH_MACFCR_PLT_Msk   (0x3UL << ETH_MACFCR_PLT_Pos)

0x00000030

◆ ETH_MACFCR_PT_Msk

#define ETH_MACFCR_PT_Msk   (0xFFFFUL << ETH_MACFCR_PT_Pos)

0xFFFF0000

◆ ETH_MACFCR_RFCE_Msk

#define ETH_MACFCR_RFCE_Msk   (0x1UL << ETH_MACFCR_RFCE_Pos)

0x00000004

◆ ETH_MACFCR_TFCE_Msk

#define ETH_MACFCR_TFCE_Msk   (0x1UL << ETH_MACFCR_TFCE_Pos)

0x00000002

◆ ETH_MACFCR_UPFD_Msk

#define ETH_MACFCR_UPFD_Msk   (0x1UL << ETH_MACFCR_UPFD_Pos)

0x00000008

◆ ETH_MACFCR_ZQPD_Msk

#define ETH_MACFCR_ZQPD_Msk   (0x1UL << ETH_MACFCR_ZQPD_Pos)

0x00000080

◆ ETH_MACFFR_BFD_Msk

#define ETH_MACFFR_BFD_Msk   (0x1UL << ETH_MACFFR_BFD_Pos)

0x00000020

◆ ETH_MACFFR_DAIF_Msk

#define ETH_MACFFR_DAIF_Msk   (0x1UL << ETH_MACFFR_DAIF_Pos)

0x00000008

◆ ETH_MACFFR_HM_Msk

#define ETH_MACFFR_HM_Msk   (0x1UL << ETH_MACFFR_HM_Pos)

0x00000004

◆ ETH_MACFFR_HPF_Msk

#define ETH_MACFFR_HPF_Msk   (0x1UL << ETH_MACFFR_HPF_Pos)

0x00000400

◆ ETH_MACFFR_HU_Msk

#define ETH_MACFFR_HU_Msk   (0x1UL << ETH_MACFFR_HU_Pos)

0x00000002

◆ ETH_MACFFR_PAM_Msk

#define ETH_MACFFR_PAM_Msk   (0x1UL << ETH_MACFFR_PAM_Pos)

0x00000010

◆ ETH_MACFFR_PCF_BlockAll_Msk

#define ETH_MACFFR_PCF_BlockAll_Msk   (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)

0x00000040

◆ ETH_MACFFR_PCF_ForwardAll_Msk

#define ETH_MACFFR_PCF_ForwardAll_Msk   (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)

0x00000080

◆ ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk

#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk   (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)

0x000000C0

◆ ETH_MACFFR_PCF_Msk

#define ETH_MACFFR_PCF_Msk   (0x3UL << ETH_MACFFR_PCF_Pos)

0x000000C0

◆ ETH_MACFFR_PM_Msk

#define ETH_MACFFR_PM_Msk   (0x1UL << ETH_MACFFR_PM_Pos)

0x00000001

◆ ETH_MACFFR_RA_Msk

#define ETH_MACFFR_RA_Msk   (0x1UL << ETH_MACFFR_RA_Pos)

0x80000000

◆ ETH_MACFFR_SAF_Msk

#define ETH_MACFFR_SAF_Msk   (0x1UL << ETH_MACFFR_SAF_Pos)

0x00000200

◆ ETH_MACFFR_SAIF_Msk

#define ETH_MACFFR_SAIF_Msk   (0x1UL << ETH_MACFFR_SAIF_Pos)

0x00000100

◆ ETH_MACHTHR_HTH_Msk

#define ETH_MACHTHR_HTH_Msk   (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)

0xFFFFFFFF

◆ ETH_MACHTLR_HTL_Msk

#define ETH_MACHTLR_HTL_Msk   (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)

0xFFFFFFFF

◆ ETH_MACIMR_PMTIM_Msk

#define ETH_MACIMR_PMTIM_Msk   (0x1UL << ETH_MACIMR_PMTIM_Pos)

0x00000008

◆ ETH_MACIMR_TSTIM_Msk

#define ETH_MACIMR_TSTIM_Msk   (0x1UL << ETH_MACIMR_TSTIM_Pos)

0x00000200

◆ ETH_MACMIIAR_CR_Div102_Msk

#define ETH_MACMIIAR_CR_Div102_Msk   (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)

0x00000010

◆ ETH_MACMIIAR_CR_Div16_Msk

#define ETH_MACMIIAR_CR_Div16_Msk   (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)

0x00000008

◆ ETH_MACMIIAR_CR_Div26_Msk

#define ETH_MACMIIAR_CR_Div26_Msk   (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)

0x0000000C

◆ ETH_MACMIIAR_CR_Div62_Msk

#define ETH_MACMIIAR_CR_Div62_Msk   (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)

0x00000004

◆ ETH_MACMIIAR_CR_Msk

#define ETH_MACMIIAR_CR_Msk   (0x7UL << ETH_MACMIIAR_CR_Pos)

0x0000001C

◆ ETH_MACMIIAR_MB_Msk

#define ETH_MACMIIAR_MB_Msk   (0x1UL << ETH_MACMIIAR_MB_Pos)

0x00000001

◆ ETH_MACMIIAR_MR_Msk

#define ETH_MACMIIAR_MR_Msk   (0x1FUL << ETH_MACMIIAR_MR_Pos)

0x000007C0

◆ ETH_MACMIIAR_MW_Msk

#define ETH_MACMIIAR_MW_Msk   (0x1UL << ETH_MACMIIAR_MW_Pos)

0x00000002

◆ ETH_MACMIIAR_PA_Msk

#define ETH_MACMIIAR_PA_Msk   (0x1FUL << ETH_MACMIIAR_PA_Pos)

0x0000F800

◆ ETH_MACMIIDR_MD_Msk

#define ETH_MACMIIDR_MD_Msk   (0xFFFFUL << ETH_MACMIIDR_MD_Pos)

0x0000FFFF

◆ ETH_MACPMTCSR_GU_Msk

#define ETH_MACPMTCSR_GU_Msk   (0x1UL << ETH_MACPMTCSR_GU_Pos)

0x00000200

◆ ETH_MACPMTCSR_MPE_Msk

#define ETH_MACPMTCSR_MPE_Msk   (0x1UL << ETH_MACPMTCSR_MPE_Pos)

0x00000002

◆ ETH_MACPMTCSR_MPR_Msk

#define ETH_MACPMTCSR_MPR_Msk   (0x1UL << ETH_MACPMTCSR_MPR_Pos)

0x00000020

◆ ETH_MACPMTCSR_PD_Msk

#define ETH_MACPMTCSR_PD_Msk   (0x1UL << ETH_MACPMTCSR_PD_Pos)

0x00000001

◆ ETH_MACPMTCSR_WFE_Msk

#define ETH_MACPMTCSR_WFE_Msk   (0x1UL << ETH_MACPMTCSR_WFE_Pos)

0x00000004

◆ ETH_MACPMTCSR_WFFRPR_Msk

#define ETH_MACPMTCSR_WFFRPR_Msk   (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)

0x80000000

◆ ETH_MACPMTCSR_WFR_Msk

#define ETH_MACPMTCSR_WFR_Msk   (0x1UL << ETH_MACPMTCSR_WFR_Pos)

0x00000040

◆ ETH_MACRWUFFR_D_Msk

#define ETH_MACRWUFFR_D_Msk   (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)

0xFFFFFFFF

◆ ETH_MACSR_MMCS_Msk

#define ETH_MACSR_MMCS_Msk   (0x1UL << ETH_MACSR_MMCS_Pos)

0x00000010

◆ ETH_MACSR_MMCTS_Msk

#define ETH_MACSR_MMCTS_Msk   (0x1UL << ETH_MACSR_MMCTS_Pos)

0x00000040

◆ ETH_MACSR_MMMCRS_Msk

#define ETH_MACSR_MMMCRS_Msk   (0x1UL << ETH_MACSR_MMMCRS_Pos)

0x00000020

◆ ETH_MACSR_PMTS_Msk

#define ETH_MACSR_PMTS_Msk   (0x1UL << ETH_MACSR_PMTS_Pos)

0x00000008

◆ ETH_MACSR_TSTS_Msk

#define ETH_MACSR_TSTS_Msk   (0x1UL << ETH_MACSR_TSTS_Pos)

0x00000200

◆ ETH_MACVLANTR_VLANTC_Msk

#define ETH_MACVLANTR_VLANTC_Msk   (0x1UL << ETH_MACVLANTR_VLANTC_Pos)

0x00010000

◆ ETH_MACVLANTR_VLANTI_Msk

#define ETH_MACVLANTR_VLANTI_Msk   (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)

0x0000FFFF

◆ ETH_MMCCR_CR_Msk

#define ETH_MMCCR_CR_Msk   (0x1UL << ETH_MMCCR_CR_Pos)

0x00000001

◆ ETH_MMCCR_CSR_Msk

#define ETH_MMCCR_CSR_Msk   (0x1UL << ETH_MMCCR_CSR_Pos)

0x00000002

◆ ETH_MMCCR_MCF_Msk

#define ETH_MMCCR_MCF_Msk   (0x1UL << ETH_MMCCR_MCF_Pos)

0x00000008

◆ ETH_MMCCR_MCFHP_Msk

#define ETH_MMCCR_MCFHP_Msk   (0x1UL << ETH_MMCCR_MCFHP_Pos)

0x00000020

◆ ETH_MMCCR_MCP_Msk

#define ETH_MMCCR_MCP_Msk   (0x1UL << ETH_MMCCR_MCP_Pos)

0x00000010

◆ ETH_MMCCR_ROR_Msk

#define ETH_MMCCR_ROR_Msk   (0x1UL << ETH_MMCCR_ROR_Pos)

0x00000004

◆ ETH_MMCRFAECR_RFAEC_Msk

#define ETH_MMCRFAECR_RFAEC_Msk   (0xFFFFFFFFUL << ETH_MMCRFAECR_RFAEC_Pos)

0xFFFFFFFF

◆ ETH_MMCRFCECR_RFCEC_Msk

#define ETH_MMCRFCECR_RFCEC_Msk   (0xFFFFFFFFUL << ETH_MMCRFCECR_RFCEC_Pos)

0xFFFFFFFF

◆ ETH_MMCRGUFCR_RGUFC_Msk

#define ETH_MMCRGUFCR_RGUFC_Msk   (0xFFFFFFFFUL << ETH_MMCRGUFCR_RGUFC_Pos)

0xFFFFFFFF

◆ ETH_MMCRIMR_RFAEM_Msk

#define ETH_MMCRIMR_RFAEM_Msk   (0x1UL << ETH_MMCRIMR_RFAEM_Pos)

0x00000040

◆ ETH_MMCRIMR_RFCEM_Msk

#define ETH_MMCRIMR_RFCEM_Msk   (0x1UL << ETH_MMCRIMR_RFCEM_Pos)

0x00000020

◆ ETH_MMCRIMR_RGUFM_Msk

#define ETH_MMCRIMR_RGUFM_Msk   (0x1UL << ETH_MMCRIMR_RGUFM_Pos)

0x00020000

◆ ETH_MMCRIR_RFAES_Msk

#define ETH_MMCRIR_RFAES_Msk   (0x1UL << ETH_MMCRIR_RFAES_Pos)

0x00000040

◆ ETH_MMCRIR_RFCES_Msk

#define ETH_MMCRIR_RFCES_Msk   (0x1UL << ETH_MMCRIR_RFCES_Pos)

0x00000020

◆ ETH_MMCRIR_RGUFS_Msk

#define ETH_MMCRIR_RGUFS_Msk   (0x1UL << ETH_MMCRIR_RGUFS_Pos)

0x00020000

◆ ETH_MMCTGFCR_TGFC_Msk

#define ETH_MMCTGFCR_TGFC_Msk   (0xFFFFFFFFUL << ETH_MMCTGFCR_TGFC_Pos)

0xFFFFFFFF

◆ ETH_MMCTGFMSCCR_TGFMSCC_Msk

#define ETH_MMCTGFMSCCR_TGFMSCC_Msk   (0xFFFFFFFFUL << ETH_MMCTGFMSCCR_TGFMSCC_Pos)

0xFFFFFFFF

◆ ETH_MMCTGFSCCR_TGFSCC_Msk

#define ETH_MMCTGFSCCR_TGFSCC_Msk   (0xFFFFFFFFUL << ETH_MMCTGFSCCR_TGFSCC_Pos)

0xFFFFFFFF

◆ ETH_MMCTIMR_TGFM_Msk

#define ETH_MMCTIMR_TGFM_Msk   (0x1UL << ETH_MMCTIMR_TGFM_Pos)

0x00200000

◆ ETH_MMCTIMR_TGFMSCM_Msk

#define ETH_MMCTIMR_TGFMSCM_Msk   (0x1UL << ETH_MMCTIMR_TGFMSCM_Pos)

0x00008000

◆ ETH_MMCTIMR_TGFSCM_Msk

#define ETH_MMCTIMR_TGFSCM_Msk   (0x1UL << ETH_MMCTIMR_TGFSCM_Pos)

0x00004000

◆ ETH_MMCTIR_TGFMSCS_Msk

#define ETH_MMCTIR_TGFMSCS_Msk   (0x1UL << ETH_MMCTIR_TGFMSCS_Pos)

0x00008000

◆ ETH_MMCTIR_TGFS_Msk

#define ETH_MMCTIR_TGFS_Msk   (0x1UL << ETH_MMCTIR_TGFS_Pos)

0x00200000

◆ ETH_MMCTIR_TGFSCS_Msk

#define ETH_MMCTIR_TGFSCS_Msk   (0x1UL << ETH_MMCTIR_TGFSCS_Pos)

0x00004000

◆ ETH_PTPSSIR_STSSI_Msk

#define ETH_PTPSSIR_STSSI_Msk   (0xFFUL << ETH_PTPSSIR_STSSI_Pos)

0x000000FF

◆ ETH_PTPTSAR_TSA_Msk

#define ETH_PTPTSAR_TSA_Msk   (0xFFFFFFFFUL << ETH_PTPTSAR_TSA_Pos)

0xFFFFFFFF

◆ ETH_PTPTSCR_TSARU_Msk

#define ETH_PTPTSCR_TSARU_Msk   (0x1UL << ETH_PTPTSCR_TSARU_Pos)

0x00000020

◆ ETH_PTPTSCR_TSCNT_Msk

#define ETH_PTPTSCR_TSCNT_Msk   (0x3UL << ETH_PTPTSCR_TSCNT_Pos)

0x00030000

◆ ETH_PTPTSCR_TSE_Msk

#define ETH_PTPTSCR_TSE_Msk   (0x1UL << ETH_PTPTSCR_TSE_Pos)

0x00000001

◆ ETH_PTPTSCR_TSFCU_Msk

#define ETH_PTPTSCR_TSFCU_Msk   (0x1UL << ETH_PTPTSCR_TSFCU_Pos)

0x00000002

◆ ETH_PTPTSCR_TSITE_Msk

#define ETH_PTPTSCR_TSITE_Msk   (0x1UL << ETH_PTPTSCR_TSITE_Pos)

0x00000010

◆ ETH_PTPTSCR_TSSTI_Msk

#define ETH_PTPTSCR_TSSTI_Msk   (0x1UL << ETH_PTPTSCR_TSSTI_Pos)

0x00000004

◆ ETH_PTPTSCR_TSSTU_Msk

#define ETH_PTPTSCR_TSSTU_Msk   (0x1UL << ETH_PTPTSCR_TSSTU_Pos)

0x00000008

◆ ETH_PTPTSHR_STS_Msk

#define ETH_PTPTSHR_STS_Msk   (0xFFFFFFFFUL << ETH_PTPTSHR_STS_Pos)

0xFFFFFFFF

◆ ETH_PTPTSHUR_TSUS_Msk

#define ETH_PTPTSHUR_TSUS_Msk   (0xFFFFFFFFUL << ETH_PTPTSHUR_TSUS_Pos)

0xFFFFFFFF

◆ ETH_PTPTSLR_STPNS_Msk

#define ETH_PTPTSLR_STPNS_Msk   (0x1UL << ETH_PTPTSLR_STPNS_Pos)

0x80000000

◆ ETH_PTPTSLR_STSS_Msk

#define ETH_PTPTSLR_STSS_Msk   (0x7FFFFFFFUL << ETH_PTPTSLR_STSS_Pos)

0x7FFFFFFF

◆ ETH_PTPTSLUR_TSUPNS_Msk

#define ETH_PTPTSLUR_TSUPNS_Msk   (0x1UL << ETH_PTPTSLUR_TSUPNS_Pos)

0x80000000

◆ ETH_PTPTSLUR_TSUSS_Msk

#define ETH_PTPTSLUR_TSUSS_Msk   (0x7FFFFFFFUL << ETH_PTPTSLUR_TSUSS_Pos)

0x7FFFFFFF

◆ ETH_PTPTSSR_TSPTPPSV2E_Msk

#define ETH_PTPTSSR_TSPTPPSV2E_Msk   (0x1UL << ETH_PTPTSSR_TSPTPPSV2E_Pos)

0x00000400

◆ ETH_PTPTSSR_TSSARFE_Msk

#define ETH_PTPTSSR_TSSARFE_Msk   (0x1UL << ETH_PTPTSSR_TSSARFE_Pos)

0x00000100

◆ ETH_PTPTSSR_TSSEME_Msk

#define ETH_PTPTSSR_TSSEME_Msk   (0x1UL << ETH_PTPTSSR_TSSEME_Pos)

0x00004000

◆ ETH_PTPTSSR_TSSIPV4FE_Msk

#define ETH_PTPTSSR_TSSIPV4FE_Msk   (0x1UL << ETH_PTPTSSR_TSSIPV4FE_Pos)

0x00002000

◆ ETH_PTPTSSR_TSSIPV6FE_Msk

#define ETH_PTPTSSR_TSSIPV6FE_Msk   (0x1UL << ETH_PTPTSSR_TSSIPV6FE_Pos)

0x00001000

◆ ETH_PTPTSSR_TSSMRME_Msk

#define ETH_PTPTSSR_TSSMRME_Msk   (0x1UL << ETH_PTPTSSR_TSSMRME_Pos)

0x00008000

◆ ETH_PTPTSSR_TSSO_Msk

#define ETH_PTPTSSR_TSSO_Msk   (0x1UL << ETH_PTPTSSR_TSSO_Pos)

0x00000010

◆ ETH_PTPTSSR_TSSPTPOEFE_Msk

#define ETH_PTPTSSR_TSSPTPOEFE_Msk   (0x1UL << ETH_PTPTSSR_TSSPTPOEFE_Pos)

0x00000800

◆ ETH_PTPTSSR_TSSSR_Msk

#define ETH_PTPTSSR_TSSSR_Msk   (0x1UL << ETH_PTPTSSR_TSSSR_Pos)

0x00000200

◆ ETH_PTPTSSR_TSTTR_Msk

#define ETH_PTPTSSR_TSTTR_Msk   (0x1UL << ETH_PTPTSSR_TSTTR_Pos)

0x00000020

◆ ETH_PTPTTHR_TTSH_Msk

#define ETH_PTPTTHR_TTSH_Msk   (0xFFFFFFFFUL << ETH_PTPTTHR_TTSH_Pos)

0xFFFFFFFF

◆ ETH_PTPTTLR_TTSL_Msk

#define ETH_PTPTTLR_TTSL_Msk   (0xFFFFFFFFUL << ETH_PTPTTLR_TTSL_Pos)

0xFFFFFFFF

◆ EXTI_EMR_MR0

#define EXTI_EMR_MR0   EXTI_EMR_MR0_Msk

Event Mask on line 0

◆ EXTI_EMR_MR0_Msk

#define EXTI_EMR_MR0_Msk   (0x1UL << EXTI_EMR_MR0_Pos)

0x00000001

◆ EXTI_EMR_MR1

#define EXTI_EMR_MR1   EXTI_EMR_MR1_Msk

Event Mask on line 1

◆ EXTI_EMR_MR10

#define EXTI_EMR_MR10   EXTI_EMR_MR10_Msk

Event Mask on line 10

◆ EXTI_EMR_MR10_Msk

#define EXTI_EMR_MR10_Msk   (0x1UL << EXTI_EMR_MR10_Pos)

0x00000400

◆ EXTI_EMR_MR11

#define EXTI_EMR_MR11   EXTI_EMR_MR11_Msk

Event Mask on line 11

◆ EXTI_EMR_MR11_Msk

#define EXTI_EMR_MR11_Msk   (0x1UL << EXTI_EMR_MR11_Pos)

0x00000800

◆ EXTI_EMR_MR12

#define EXTI_EMR_MR12   EXTI_EMR_MR12_Msk

Event Mask on line 12

◆ EXTI_EMR_MR12_Msk

#define EXTI_EMR_MR12_Msk   (0x1UL << EXTI_EMR_MR12_Pos)

0x00001000

◆ EXTI_EMR_MR13

#define EXTI_EMR_MR13   EXTI_EMR_MR13_Msk

Event Mask on line 13

◆ EXTI_EMR_MR13_Msk

#define EXTI_EMR_MR13_Msk   (0x1UL << EXTI_EMR_MR13_Pos)

0x00002000

◆ EXTI_EMR_MR14

#define EXTI_EMR_MR14   EXTI_EMR_MR14_Msk

Event Mask on line 14

◆ EXTI_EMR_MR14_Msk

#define EXTI_EMR_MR14_Msk   (0x1UL << EXTI_EMR_MR14_Pos)

0x00004000

◆ EXTI_EMR_MR15

#define EXTI_EMR_MR15   EXTI_EMR_MR15_Msk

Event Mask on line 15

◆ EXTI_EMR_MR15_Msk

#define EXTI_EMR_MR15_Msk   (0x1UL << EXTI_EMR_MR15_Pos)

0x00008000

◆ EXTI_EMR_MR16

#define EXTI_EMR_MR16   EXTI_EMR_MR16_Msk

Event Mask on line 16

◆ EXTI_EMR_MR16_Msk

#define EXTI_EMR_MR16_Msk   (0x1UL << EXTI_EMR_MR16_Pos)

0x00010000

◆ EXTI_EMR_MR17

#define EXTI_EMR_MR17   EXTI_EMR_MR17_Msk

Event Mask on line 17

◆ EXTI_EMR_MR17_Msk

#define EXTI_EMR_MR17_Msk   (0x1UL << EXTI_EMR_MR17_Pos)

0x00020000

◆ EXTI_EMR_MR18

#define EXTI_EMR_MR18   EXTI_EMR_MR18_Msk

Event Mask on line 18

◆ EXTI_EMR_MR18_Msk

#define EXTI_EMR_MR18_Msk   (0x1UL << EXTI_EMR_MR18_Pos)

0x00040000

◆ EXTI_EMR_MR19

#define EXTI_EMR_MR19   EXTI_EMR_MR19_Msk

Event Mask on line 19

◆ EXTI_EMR_MR19_Msk

#define EXTI_EMR_MR19_Msk   (0x1UL << EXTI_EMR_MR19_Pos)

0x00080000

◆ EXTI_EMR_MR1_Msk

#define EXTI_EMR_MR1_Msk   (0x1UL << EXTI_EMR_MR1_Pos)

0x00000002

◆ EXTI_EMR_MR2

#define EXTI_EMR_MR2   EXTI_EMR_MR2_Msk

Event Mask on line 2

◆ EXTI_EMR_MR20

#define EXTI_EMR_MR20   EXTI_EMR_MR20_Msk

Event Mask on line 20

◆ EXTI_EMR_MR20_Msk

#define EXTI_EMR_MR20_Msk   (0x1UL << EXTI_EMR_MR20_Pos)

0x00100000

◆ EXTI_EMR_MR21

#define EXTI_EMR_MR21   EXTI_EMR_MR21_Msk

Event Mask on line 21

◆ EXTI_EMR_MR21_Msk

#define EXTI_EMR_MR21_Msk   (0x1UL << EXTI_EMR_MR21_Pos)

0x00200000

◆ EXTI_EMR_MR22

#define EXTI_EMR_MR22   EXTI_EMR_MR22_Msk

Event Mask on line 22

◆ EXTI_EMR_MR22_Msk

#define EXTI_EMR_MR22_Msk   (0x1UL << EXTI_EMR_MR22_Pos)

0x00400000

◆ EXTI_EMR_MR23

#define EXTI_EMR_MR23   EXTI_EMR_MR23_Msk

Event Mask on line 23

◆ EXTI_EMR_MR23_Msk

#define EXTI_EMR_MR23_Msk   (0x1UL << EXTI_EMR_MR23_Pos)

0x00800000

◆ EXTI_EMR_MR24

#define EXTI_EMR_MR24   EXTI_EMR_MR24_Msk

Event Mask on line 24

◆ EXTI_EMR_MR24_Msk

#define EXTI_EMR_MR24_Msk   (0x1UL << EXTI_EMR_MR24_Pos)

0x01000000

◆ EXTI_EMR_MR2_Msk

#define EXTI_EMR_MR2_Msk   (0x1UL << EXTI_EMR_MR2_Pos)

0x00000004

◆ EXTI_EMR_MR3

#define EXTI_EMR_MR3   EXTI_EMR_MR3_Msk

Event Mask on line 3

◆ EXTI_EMR_MR3_Msk

#define EXTI_EMR_MR3_Msk   (0x1UL << EXTI_EMR_MR3_Pos)

0x00000008

◆ EXTI_EMR_MR4

#define EXTI_EMR_MR4   EXTI_EMR_MR4_Msk

Event Mask on line 4

◆ EXTI_EMR_MR4_Msk

#define EXTI_EMR_MR4_Msk   (0x1UL << EXTI_EMR_MR4_Pos)

0x00000010

◆ EXTI_EMR_MR5

#define EXTI_EMR_MR5   EXTI_EMR_MR5_Msk

Event Mask on line 5

◆ EXTI_EMR_MR5_Msk

#define EXTI_EMR_MR5_Msk   (0x1UL << EXTI_EMR_MR5_Pos)

0x00000020

◆ EXTI_EMR_MR6

#define EXTI_EMR_MR6   EXTI_EMR_MR6_Msk

Event Mask on line 6

◆ EXTI_EMR_MR6_Msk

#define EXTI_EMR_MR6_Msk   (0x1UL << EXTI_EMR_MR6_Pos)

0x00000040

◆ EXTI_EMR_MR7

#define EXTI_EMR_MR7   EXTI_EMR_MR7_Msk

Event Mask on line 7

◆ EXTI_EMR_MR7_Msk

#define EXTI_EMR_MR7_Msk   (0x1UL << EXTI_EMR_MR7_Pos)

0x00000080

◆ EXTI_EMR_MR8

#define EXTI_EMR_MR8   EXTI_EMR_MR8_Msk

Event Mask on line 8

◆ EXTI_EMR_MR8_Msk

#define EXTI_EMR_MR8_Msk   (0x1UL << EXTI_EMR_MR8_Pos)

0x00000100

◆ EXTI_EMR_MR9

#define EXTI_EMR_MR9   EXTI_EMR_MR9_Msk

Event Mask on line 9

◆ EXTI_EMR_MR9_Msk

#define EXTI_EMR_MR9_Msk   (0x1UL << EXTI_EMR_MR9_Pos)

0x00000200

◆ EXTI_FTSR_TR0

#define EXTI_FTSR_TR0   EXTI_FTSR_TR0_Msk

Falling trigger event configuration bit of line 0

◆ EXTI_FTSR_TR0_Msk

#define EXTI_FTSR_TR0_Msk   (0x1UL << EXTI_FTSR_TR0_Pos)

0x00000001

◆ EXTI_FTSR_TR1

#define EXTI_FTSR_TR1   EXTI_FTSR_TR1_Msk

Falling trigger event configuration bit of line 1

◆ EXTI_FTSR_TR10

#define EXTI_FTSR_TR10   EXTI_FTSR_TR10_Msk

Falling trigger event configuration bit of line 10

◆ EXTI_FTSR_TR10_Msk

#define EXTI_FTSR_TR10_Msk   (0x1UL << EXTI_FTSR_TR10_Pos)

0x00000400

◆ EXTI_FTSR_TR11

#define EXTI_FTSR_TR11   EXTI_FTSR_TR11_Msk

Falling trigger event configuration bit of line 11

◆ EXTI_FTSR_TR11_Msk

#define EXTI_FTSR_TR11_Msk   (0x1UL << EXTI_FTSR_TR11_Pos)

0x00000800

◆ EXTI_FTSR_TR12

#define EXTI_FTSR_TR12   EXTI_FTSR_TR12_Msk

Falling trigger event configuration bit of line 12

◆ EXTI_FTSR_TR12_Msk

#define EXTI_FTSR_TR12_Msk   (0x1UL << EXTI_FTSR_TR12_Pos)

0x00001000

◆ EXTI_FTSR_TR13

#define EXTI_FTSR_TR13   EXTI_FTSR_TR13_Msk

Falling trigger event configuration bit of line 13

◆ EXTI_FTSR_TR13_Msk

#define EXTI_FTSR_TR13_Msk   (0x1UL << EXTI_FTSR_TR13_Pos)

0x00002000

◆ EXTI_FTSR_TR14

#define EXTI_FTSR_TR14   EXTI_FTSR_TR14_Msk

Falling trigger event configuration bit of line 14

◆ EXTI_FTSR_TR14_Msk

#define EXTI_FTSR_TR14_Msk   (0x1UL << EXTI_FTSR_TR14_Pos)

0x00004000

◆ EXTI_FTSR_TR15

#define EXTI_FTSR_TR15   EXTI_FTSR_TR15_Msk

Falling trigger event configuration bit of line 15

◆ EXTI_FTSR_TR15_Msk

#define EXTI_FTSR_TR15_Msk   (0x1UL << EXTI_FTSR_TR15_Pos)

0x00008000

◆ EXTI_FTSR_TR16

#define EXTI_FTSR_TR16   EXTI_FTSR_TR16_Msk

Falling trigger event configuration bit of line 16

◆ EXTI_FTSR_TR16_Msk

#define EXTI_FTSR_TR16_Msk   (0x1UL << EXTI_FTSR_TR16_Pos)

0x00010000

◆ EXTI_FTSR_TR17

#define EXTI_FTSR_TR17   EXTI_FTSR_TR17_Msk

Falling trigger event configuration bit of line 17

◆ EXTI_FTSR_TR17_Msk

#define EXTI_FTSR_TR17_Msk   (0x1UL << EXTI_FTSR_TR17_Pos)

0x00020000

◆ EXTI_FTSR_TR18

#define EXTI_FTSR_TR18   EXTI_FTSR_TR18_Msk

Falling trigger event configuration bit of line 18

◆ EXTI_FTSR_TR18_Msk

#define EXTI_FTSR_TR18_Msk   (0x1UL << EXTI_FTSR_TR18_Pos)

0x00040000

◆ EXTI_FTSR_TR19

#define EXTI_FTSR_TR19   EXTI_FTSR_TR19_Msk

Falling trigger event configuration bit of line 19

◆ EXTI_FTSR_TR19_Msk

#define EXTI_FTSR_TR19_Msk   (0x1UL << EXTI_FTSR_TR19_Pos)

0x00080000

◆ EXTI_FTSR_TR1_Msk

#define EXTI_FTSR_TR1_Msk   (0x1UL << EXTI_FTSR_TR1_Pos)

0x00000002

◆ EXTI_FTSR_TR2

#define EXTI_FTSR_TR2   EXTI_FTSR_TR2_Msk

Falling trigger event configuration bit of line 2

◆ EXTI_FTSR_TR20

#define EXTI_FTSR_TR20   EXTI_FTSR_TR20_Msk

Falling trigger event configuration bit of line 20

◆ EXTI_FTSR_TR20_Msk

#define EXTI_FTSR_TR20_Msk   (0x1UL << EXTI_FTSR_TR20_Pos)

0x00100000

◆ EXTI_FTSR_TR21

#define EXTI_FTSR_TR21   EXTI_FTSR_TR21_Msk

Falling trigger event configuration bit of line 21

◆ EXTI_FTSR_TR21_Msk

#define EXTI_FTSR_TR21_Msk   (0x1UL << EXTI_FTSR_TR21_Pos)

0x00200000

◆ EXTI_FTSR_TR22

#define EXTI_FTSR_TR22   EXTI_FTSR_TR22_Msk

Falling trigger event configuration bit of line 22

◆ EXTI_FTSR_TR22_Msk

#define EXTI_FTSR_TR22_Msk   (0x1UL << EXTI_FTSR_TR22_Pos)

0x00400000

◆ EXTI_FTSR_TR23

#define EXTI_FTSR_TR23   EXTI_FTSR_TR23_Msk

Falling trigger event configuration bit of line 23

◆ EXTI_FTSR_TR23_Msk

#define EXTI_FTSR_TR23_Msk   (0x1UL << EXTI_FTSR_TR23_Pos)

0x00800000

◆ EXTI_FTSR_TR24

#define EXTI_FTSR_TR24   EXTI_FTSR_TR24_Msk

Falling trigger event configuration bit of line 24

◆ EXTI_FTSR_TR24_Msk

#define EXTI_FTSR_TR24_Msk   (0x1UL << EXTI_FTSR_TR24_Pos)

0x01000000

◆ EXTI_FTSR_TR2_Msk

#define EXTI_FTSR_TR2_Msk   (0x1UL << EXTI_FTSR_TR2_Pos)

0x00000004

◆ EXTI_FTSR_TR3

#define EXTI_FTSR_TR3   EXTI_FTSR_TR3_Msk

Falling trigger event configuration bit of line 3

◆ EXTI_FTSR_TR3_Msk

#define EXTI_FTSR_TR3_Msk   (0x1UL << EXTI_FTSR_TR3_Pos)

0x00000008

◆ EXTI_FTSR_TR4

#define EXTI_FTSR_TR4   EXTI_FTSR_TR4_Msk

Falling trigger event configuration bit of line 4

◆ EXTI_FTSR_TR4_Msk

#define EXTI_FTSR_TR4_Msk   (0x1UL << EXTI_FTSR_TR4_Pos)

0x00000010

◆ EXTI_FTSR_TR5

#define EXTI_FTSR_TR5   EXTI_FTSR_TR5_Msk

Falling trigger event configuration bit of line 5

◆ EXTI_FTSR_TR5_Msk

#define EXTI_FTSR_TR5_Msk   (0x1UL << EXTI_FTSR_TR5_Pos)

0x00000020

◆ EXTI_FTSR_TR6

#define EXTI_FTSR_TR6   EXTI_FTSR_TR6_Msk

Falling trigger event configuration bit of line 6

◆ EXTI_FTSR_TR6_Msk

#define EXTI_FTSR_TR6_Msk   (0x1UL << EXTI_FTSR_TR6_Pos)

0x00000040

◆ EXTI_FTSR_TR7

#define EXTI_FTSR_TR7   EXTI_FTSR_TR7_Msk

Falling trigger event configuration bit of line 7

◆ EXTI_FTSR_TR7_Msk

#define EXTI_FTSR_TR7_Msk   (0x1UL << EXTI_FTSR_TR7_Pos)

0x00000080

◆ EXTI_FTSR_TR8

#define EXTI_FTSR_TR8   EXTI_FTSR_TR8_Msk

Falling trigger event configuration bit of line 8

◆ EXTI_FTSR_TR8_Msk

#define EXTI_FTSR_TR8_Msk   (0x1UL << EXTI_FTSR_TR8_Pos)

0x00000100

◆ EXTI_FTSR_TR9

#define EXTI_FTSR_TR9   EXTI_FTSR_TR9_Msk

Falling trigger event configuration bit of line 9

◆ EXTI_FTSR_TR9_Msk

#define EXTI_FTSR_TR9_Msk   (0x1UL << EXTI_FTSR_TR9_Pos)

0x00000200

◆ EXTI_IMR_IM

#define EXTI_IMR_IM   EXTI_IMR_IM_Msk

Interrupt Mask All

◆ EXTI_IMR_IM_Msk

#define EXTI_IMR_IM_Msk   (0x1FFFFFFUL << EXTI_IMR_IM_Pos)

0x01FFFFFF

◆ EXTI_IMR_MR0

#define EXTI_IMR_MR0   EXTI_IMR_MR0_Msk

Interrupt Mask on line 0

◆ EXTI_IMR_MR0_Msk

#define EXTI_IMR_MR0_Msk   (0x1UL << EXTI_IMR_MR0_Pos)

0x00000001

◆ EXTI_IMR_MR1

#define EXTI_IMR_MR1   EXTI_IMR_MR1_Msk

Interrupt Mask on line 1

◆ EXTI_IMR_MR10

#define EXTI_IMR_MR10   EXTI_IMR_MR10_Msk

Interrupt Mask on line 10

◆ EXTI_IMR_MR10_Msk

#define EXTI_IMR_MR10_Msk   (0x1UL << EXTI_IMR_MR10_Pos)

0x00000400

◆ EXTI_IMR_MR11

#define EXTI_IMR_MR11   EXTI_IMR_MR11_Msk

Interrupt Mask on line 11

◆ EXTI_IMR_MR11_Msk

#define EXTI_IMR_MR11_Msk   (0x1UL << EXTI_IMR_MR11_Pos)

0x00000800

◆ EXTI_IMR_MR12

#define EXTI_IMR_MR12   EXTI_IMR_MR12_Msk

Interrupt Mask on line 12

◆ EXTI_IMR_MR12_Msk

#define EXTI_IMR_MR12_Msk   (0x1UL << EXTI_IMR_MR12_Pos)

0x00001000

◆ EXTI_IMR_MR13

#define EXTI_IMR_MR13   EXTI_IMR_MR13_Msk

Interrupt Mask on line 13

◆ EXTI_IMR_MR13_Msk

#define EXTI_IMR_MR13_Msk   (0x1UL << EXTI_IMR_MR13_Pos)

0x00002000

◆ EXTI_IMR_MR14

#define EXTI_IMR_MR14   EXTI_IMR_MR14_Msk

Interrupt Mask on line 14

◆ EXTI_IMR_MR14_Msk

#define EXTI_IMR_MR14_Msk   (0x1UL << EXTI_IMR_MR14_Pos)

0x00004000

◆ EXTI_IMR_MR15

#define EXTI_IMR_MR15   EXTI_IMR_MR15_Msk

Interrupt Mask on line 15

◆ EXTI_IMR_MR15_Msk

#define EXTI_IMR_MR15_Msk   (0x1UL << EXTI_IMR_MR15_Pos)

0x00008000

◆ EXTI_IMR_MR16

#define EXTI_IMR_MR16   EXTI_IMR_MR16_Msk

Interrupt Mask on line 16

◆ EXTI_IMR_MR16_Msk

#define EXTI_IMR_MR16_Msk   (0x1UL << EXTI_IMR_MR16_Pos)

0x00010000

◆ EXTI_IMR_MR17

#define EXTI_IMR_MR17   EXTI_IMR_MR17_Msk

Interrupt Mask on line 17

◆ EXTI_IMR_MR17_Msk

#define EXTI_IMR_MR17_Msk   (0x1UL << EXTI_IMR_MR17_Pos)

0x00020000

◆ EXTI_IMR_MR18

#define EXTI_IMR_MR18   EXTI_IMR_MR18_Msk

Interrupt Mask on line 18

◆ EXTI_IMR_MR18_Msk

#define EXTI_IMR_MR18_Msk   (0x1UL << EXTI_IMR_MR18_Pos)

0x00040000

◆ EXTI_IMR_MR19

#define EXTI_IMR_MR19   EXTI_IMR_MR19_Msk

Interrupt Mask on line 19

◆ EXTI_IMR_MR19_Msk

#define EXTI_IMR_MR19_Msk   (0x1UL << EXTI_IMR_MR19_Pos)

0x00080000

◆ EXTI_IMR_MR1_Msk

#define EXTI_IMR_MR1_Msk   (0x1UL << EXTI_IMR_MR1_Pos)

0x00000002

◆ EXTI_IMR_MR2

#define EXTI_IMR_MR2   EXTI_IMR_MR2_Msk

Interrupt Mask on line 2

◆ EXTI_IMR_MR20

#define EXTI_IMR_MR20   EXTI_IMR_MR20_Msk

Interrupt Mask on line 20

◆ EXTI_IMR_MR20_Msk

#define EXTI_IMR_MR20_Msk   (0x1UL << EXTI_IMR_MR20_Pos)

0x00100000

◆ EXTI_IMR_MR21

#define EXTI_IMR_MR21   EXTI_IMR_MR21_Msk

Interrupt Mask on line 21

◆ EXTI_IMR_MR21_Msk

#define EXTI_IMR_MR21_Msk   (0x1UL << EXTI_IMR_MR21_Pos)

0x00200000

◆ EXTI_IMR_MR22

#define EXTI_IMR_MR22   EXTI_IMR_MR22_Msk

Interrupt Mask on line 22

◆ EXTI_IMR_MR22_Msk

#define EXTI_IMR_MR22_Msk   (0x1UL << EXTI_IMR_MR22_Pos)

0x00400000

◆ EXTI_IMR_MR23

#define EXTI_IMR_MR23   EXTI_IMR_MR23_Msk

Interrupt Mask on line 23

◆ EXTI_IMR_MR23_Msk

#define EXTI_IMR_MR23_Msk   (0x1UL << EXTI_IMR_MR23_Pos)

0x00800000

◆ EXTI_IMR_MR24

#define EXTI_IMR_MR24   EXTI_IMR_MR24_Msk

Interrupt Mask on line 24

◆ EXTI_IMR_MR24_Msk

#define EXTI_IMR_MR24_Msk   (0x1UL << EXTI_IMR_MR24_Pos)

0x01000000

◆ EXTI_IMR_MR2_Msk

#define EXTI_IMR_MR2_Msk   (0x1UL << EXTI_IMR_MR2_Pos)

0x00000004

◆ EXTI_IMR_MR3

#define EXTI_IMR_MR3   EXTI_IMR_MR3_Msk

Interrupt Mask on line 3

◆ EXTI_IMR_MR3_Msk

#define EXTI_IMR_MR3_Msk   (0x1UL << EXTI_IMR_MR3_Pos)

0x00000008

◆ EXTI_IMR_MR4

#define EXTI_IMR_MR4   EXTI_IMR_MR4_Msk

Interrupt Mask on line 4

◆ EXTI_IMR_MR4_Msk

#define EXTI_IMR_MR4_Msk   (0x1UL << EXTI_IMR_MR4_Pos)

0x00000010

◆ EXTI_IMR_MR5

#define EXTI_IMR_MR5   EXTI_IMR_MR5_Msk

Interrupt Mask on line 5

◆ EXTI_IMR_MR5_Msk

#define EXTI_IMR_MR5_Msk   (0x1UL << EXTI_IMR_MR5_Pos)

0x00000020

◆ EXTI_IMR_MR6

#define EXTI_IMR_MR6   EXTI_IMR_MR6_Msk

Interrupt Mask on line 6

◆ EXTI_IMR_MR6_Msk

#define EXTI_IMR_MR6_Msk   (0x1UL << EXTI_IMR_MR6_Pos)

0x00000040

◆ EXTI_IMR_MR7

#define EXTI_IMR_MR7   EXTI_IMR_MR7_Msk

Interrupt Mask on line 7

◆ EXTI_IMR_MR7_Msk

#define EXTI_IMR_MR7_Msk   (0x1UL << EXTI_IMR_MR7_Pos)

0x00000080

◆ EXTI_IMR_MR8

#define EXTI_IMR_MR8   EXTI_IMR_MR8_Msk

Interrupt Mask on line 8

◆ EXTI_IMR_MR8_Msk

#define EXTI_IMR_MR8_Msk   (0x1UL << EXTI_IMR_MR8_Pos)

0x00000100

◆ EXTI_IMR_MR9

#define EXTI_IMR_MR9   EXTI_IMR_MR9_Msk

Interrupt Mask on line 9

◆ EXTI_IMR_MR9_Msk

#define EXTI_IMR_MR9_Msk   (0x1UL << EXTI_IMR_MR9_Pos)

0x00000200

◆ EXTI_PR_PR0

#define EXTI_PR_PR0   EXTI_PR_PR0_Msk

Pending bit for line 0

◆ EXTI_PR_PR0_Msk

#define EXTI_PR_PR0_Msk   (0x1UL << EXTI_PR_PR0_Pos)

0x00000001

◆ EXTI_PR_PR1

#define EXTI_PR_PR1   EXTI_PR_PR1_Msk

Pending bit for line 1

◆ EXTI_PR_PR10

#define EXTI_PR_PR10   EXTI_PR_PR10_Msk

Pending bit for line 10

◆ EXTI_PR_PR10_Msk

#define EXTI_PR_PR10_Msk   (0x1UL << EXTI_PR_PR10_Pos)

0x00000400

◆ EXTI_PR_PR11

#define EXTI_PR_PR11   EXTI_PR_PR11_Msk

Pending bit for line 11

◆ EXTI_PR_PR11_Msk

#define EXTI_PR_PR11_Msk   (0x1UL << EXTI_PR_PR11_Pos)

0x00000800

◆ EXTI_PR_PR12

#define EXTI_PR_PR12   EXTI_PR_PR12_Msk

Pending bit for line 12

◆ EXTI_PR_PR12_Msk

#define EXTI_PR_PR12_Msk   (0x1UL << EXTI_PR_PR12_Pos)

0x00001000

◆ EXTI_PR_PR13

#define EXTI_PR_PR13   EXTI_PR_PR13_Msk

Pending bit for line 13

◆ EXTI_PR_PR13_Msk

#define EXTI_PR_PR13_Msk   (0x1UL << EXTI_PR_PR13_Pos)

0x00002000

◆ EXTI_PR_PR14

#define EXTI_PR_PR14   EXTI_PR_PR14_Msk

Pending bit for line 14

◆ EXTI_PR_PR14_Msk

#define EXTI_PR_PR14_Msk   (0x1UL << EXTI_PR_PR14_Pos)

0x00004000

◆ EXTI_PR_PR15

#define EXTI_PR_PR15   EXTI_PR_PR15_Msk

Pending bit for line 15

◆ EXTI_PR_PR15_Msk

#define EXTI_PR_PR15_Msk   (0x1UL << EXTI_PR_PR15_Pos)

0x00008000

◆ EXTI_PR_PR16

#define EXTI_PR_PR16   EXTI_PR_PR16_Msk

Pending bit for line 16

◆ EXTI_PR_PR16_Msk

#define EXTI_PR_PR16_Msk   (0x1UL << EXTI_PR_PR16_Pos)

0x00010000

◆ EXTI_PR_PR17

#define EXTI_PR_PR17   EXTI_PR_PR17_Msk

Pending bit for line 17

◆ EXTI_PR_PR17_Msk

#define EXTI_PR_PR17_Msk   (0x1UL << EXTI_PR_PR17_Pos)

0x00020000

◆ EXTI_PR_PR18

#define EXTI_PR_PR18   EXTI_PR_PR18_Msk

Pending bit for line 18

◆ EXTI_PR_PR18_Msk

#define EXTI_PR_PR18_Msk   (0x1UL << EXTI_PR_PR18_Pos)

0x00040000

◆ EXTI_PR_PR19

#define EXTI_PR_PR19   EXTI_PR_PR19_Msk

Pending bit for line 19

◆ EXTI_PR_PR19_Msk

#define EXTI_PR_PR19_Msk   (0x1UL << EXTI_PR_PR19_Pos)

0x00080000

◆ EXTI_PR_PR1_Msk

#define EXTI_PR_PR1_Msk   (0x1UL << EXTI_PR_PR1_Pos)

0x00000002

◆ EXTI_PR_PR2

#define EXTI_PR_PR2   EXTI_PR_PR2_Msk

Pending bit for line 2

◆ EXTI_PR_PR20

#define EXTI_PR_PR20   EXTI_PR_PR20_Msk

Pending bit for line 20

◆ EXTI_PR_PR20_Msk

#define EXTI_PR_PR20_Msk   (0x1UL << EXTI_PR_PR20_Pos)

0x00100000

◆ EXTI_PR_PR21

#define EXTI_PR_PR21   EXTI_PR_PR21_Msk

Pending bit for line 21

◆ EXTI_PR_PR21_Msk

#define EXTI_PR_PR21_Msk   (0x1UL << EXTI_PR_PR21_Pos)

0x00200000

◆ EXTI_PR_PR22

#define EXTI_PR_PR22   EXTI_PR_PR22_Msk

Pending bit for line 22

◆ EXTI_PR_PR22_Msk

#define EXTI_PR_PR22_Msk   (0x1UL << EXTI_PR_PR22_Pos)

0x00400000

◆ EXTI_PR_PR23

#define EXTI_PR_PR23   EXTI_PR_PR23_Msk

Pending bit for line 23

◆ EXTI_PR_PR23_Msk

#define EXTI_PR_PR23_Msk   (0x1UL << EXTI_PR_PR23_Pos)

0x00800000

◆ EXTI_PR_PR24

#define EXTI_PR_PR24   EXTI_PR_PR24_Msk

Pending bit for line 24

◆ EXTI_PR_PR24_Msk

#define EXTI_PR_PR24_Msk   (0x1UL << EXTI_PR_PR24_Pos)

0x01000000

◆ EXTI_PR_PR2_Msk

#define EXTI_PR_PR2_Msk   (0x1UL << EXTI_PR_PR2_Pos)

0x00000004

◆ EXTI_PR_PR3

#define EXTI_PR_PR3   EXTI_PR_PR3_Msk

Pending bit for line 3

◆ EXTI_PR_PR3_Msk

#define EXTI_PR_PR3_Msk   (0x1UL << EXTI_PR_PR3_Pos)

0x00000008

◆ EXTI_PR_PR4

#define EXTI_PR_PR4   EXTI_PR_PR4_Msk

Pending bit for line 4

◆ EXTI_PR_PR4_Msk

#define EXTI_PR_PR4_Msk   (0x1UL << EXTI_PR_PR4_Pos)

0x00000010

◆ EXTI_PR_PR5

#define EXTI_PR_PR5   EXTI_PR_PR5_Msk

Pending bit for line 5

◆ EXTI_PR_PR5_Msk

#define EXTI_PR_PR5_Msk   (0x1UL << EXTI_PR_PR5_Pos)

0x00000020

◆ EXTI_PR_PR6

#define EXTI_PR_PR6   EXTI_PR_PR6_Msk

Pending bit for line 6

◆ EXTI_PR_PR6_Msk

#define EXTI_PR_PR6_Msk   (0x1UL << EXTI_PR_PR6_Pos)

0x00000040

◆ EXTI_PR_PR7

#define EXTI_PR_PR7   EXTI_PR_PR7_Msk

Pending bit for line 7

◆ EXTI_PR_PR7_Msk

#define EXTI_PR_PR7_Msk   (0x1UL << EXTI_PR_PR7_Pos)

0x00000080

◆ EXTI_PR_PR8

#define EXTI_PR_PR8   EXTI_PR_PR8_Msk

Pending bit for line 8

◆ EXTI_PR_PR8_Msk

#define EXTI_PR_PR8_Msk   (0x1UL << EXTI_PR_PR8_Pos)

0x00000100

◆ EXTI_PR_PR9

#define EXTI_PR_PR9   EXTI_PR_PR9_Msk

Pending bit for line 9

◆ EXTI_PR_PR9_Msk

#define EXTI_PR_PR9_Msk   (0x1UL << EXTI_PR_PR9_Pos)

0x00000200

◆ EXTI_RTSR_TR0

#define EXTI_RTSR_TR0   EXTI_RTSR_TR0_Msk

Rising trigger event configuration bit of line 0

◆ EXTI_RTSR_TR0_Msk

#define EXTI_RTSR_TR0_Msk   (0x1UL << EXTI_RTSR_TR0_Pos)

0x00000001

◆ EXTI_RTSR_TR1

#define EXTI_RTSR_TR1   EXTI_RTSR_TR1_Msk

Rising trigger event configuration bit of line 1

◆ EXTI_RTSR_TR10

#define EXTI_RTSR_TR10   EXTI_RTSR_TR10_Msk

Rising trigger event configuration bit of line 10

◆ EXTI_RTSR_TR10_Msk

#define EXTI_RTSR_TR10_Msk   (0x1UL << EXTI_RTSR_TR10_Pos)

0x00000400

◆ EXTI_RTSR_TR11

#define EXTI_RTSR_TR11   EXTI_RTSR_TR11_Msk

Rising trigger event configuration bit of line 11

◆ EXTI_RTSR_TR11_Msk

#define EXTI_RTSR_TR11_Msk   (0x1UL << EXTI_RTSR_TR11_Pos)

0x00000800

◆ EXTI_RTSR_TR12

#define EXTI_RTSR_TR12   EXTI_RTSR_TR12_Msk

Rising trigger event configuration bit of line 12

◆ EXTI_RTSR_TR12_Msk

#define EXTI_RTSR_TR12_Msk   (0x1UL << EXTI_RTSR_TR12_Pos)

0x00001000

◆ EXTI_RTSR_TR13

#define EXTI_RTSR_TR13   EXTI_RTSR_TR13_Msk

Rising trigger event configuration bit of line 13

◆ EXTI_RTSR_TR13_Msk

#define EXTI_RTSR_TR13_Msk   (0x1UL << EXTI_RTSR_TR13_Pos)

0x00002000

◆ EXTI_RTSR_TR14

#define EXTI_RTSR_TR14   EXTI_RTSR_TR14_Msk

Rising trigger event configuration bit of line 14

◆ EXTI_RTSR_TR14_Msk

#define EXTI_RTSR_TR14_Msk   (0x1UL << EXTI_RTSR_TR14_Pos)

0x00004000

◆ EXTI_RTSR_TR15

#define EXTI_RTSR_TR15   EXTI_RTSR_TR15_Msk

Rising trigger event configuration bit of line 15

◆ EXTI_RTSR_TR15_Msk

#define EXTI_RTSR_TR15_Msk   (0x1UL << EXTI_RTSR_TR15_Pos)

0x00008000

◆ EXTI_RTSR_TR16

#define EXTI_RTSR_TR16   EXTI_RTSR_TR16_Msk

Rising trigger event configuration bit of line 16

◆ EXTI_RTSR_TR16_Msk

#define EXTI_RTSR_TR16_Msk   (0x1UL << EXTI_RTSR_TR16_Pos)

0x00010000

◆ EXTI_RTSR_TR17

#define EXTI_RTSR_TR17   EXTI_RTSR_TR17_Msk

Rising trigger event configuration bit of line 17

◆ EXTI_RTSR_TR17_Msk

#define EXTI_RTSR_TR17_Msk   (0x1UL << EXTI_RTSR_TR17_Pos)

0x00020000

◆ EXTI_RTSR_TR18

#define EXTI_RTSR_TR18   EXTI_RTSR_TR18_Msk

Rising trigger event configuration bit of line 18

◆ EXTI_RTSR_TR18_Msk

#define EXTI_RTSR_TR18_Msk   (0x1UL << EXTI_RTSR_TR18_Pos)

0x00040000

◆ EXTI_RTSR_TR19

#define EXTI_RTSR_TR19   EXTI_RTSR_TR19_Msk

Rising trigger event configuration bit of line 19

◆ EXTI_RTSR_TR19_Msk

#define EXTI_RTSR_TR19_Msk   (0x1UL << EXTI_RTSR_TR19_Pos)

0x00080000

◆ EXTI_RTSR_TR1_Msk

#define EXTI_RTSR_TR1_Msk   (0x1UL << EXTI_RTSR_TR1_Pos)

0x00000002

◆ EXTI_RTSR_TR2

#define EXTI_RTSR_TR2   EXTI_RTSR_TR2_Msk

Rising trigger event configuration bit of line 2

◆ EXTI_RTSR_TR20

#define EXTI_RTSR_TR20   EXTI_RTSR_TR20_Msk

Rising trigger event configuration bit of line 20

◆ EXTI_RTSR_TR20_Msk

#define EXTI_RTSR_TR20_Msk   (0x1UL << EXTI_RTSR_TR20_Pos)

0x00100000

◆ EXTI_RTSR_TR21

#define EXTI_RTSR_TR21   EXTI_RTSR_TR21_Msk

Rising trigger event configuration bit of line 21

◆ EXTI_RTSR_TR21_Msk

#define EXTI_RTSR_TR21_Msk   (0x1UL << EXTI_RTSR_TR21_Pos)

0x00200000

◆ EXTI_RTSR_TR22

#define EXTI_RTSR_TR22   EXTI_RTSR_TR22_Msk

Rising trigger event configuration bit of line 22

◆ EXTI_RTSR_TR22_Msk

#define EXTI_RTSR_TR22_Msk   (0x1UL << EXTI_RTSR_TR22_Pos)

0x00400000

◆ EXTI_RTSR_TR23

#define EXTI_RTSR_TR23   EXTI_RTSR_TR23_Msk

Rising trigger event configuration bit of line 23

◆ EXTI_RTSR_TR23_Msk

#define EXTI_RTSR_TR23_Msk   (0x1UL << EXTI_RTSR_TR23_Pos)

0x00800000

◆ EXTI_RTSR_TR24

#define EXTI_RTSR_TR24   EXTI_RTSR_TR24_Msk

Rising trigger event configuration bit of line 24

◆ EXTI_RTSR_TR24_Msk

#define EXTI_RTSR_TR24_Msk   (0x1UL << EXTI_RTSR_TR24_Pos)

0x01000000

◆ EXTI_RTSR_TR2_Msk

#define EXTI_RTSR_TR2_Msk   (0x1UL << EXTI_RTSR_TR2_Pos)

0x00000004

◆ EXTI_RTSR_TR3

#define EXTI_RTSR_TR3   EXTI_RTSR_TR3_Msk

Rising trigger event configuration bit of line 3

◆ EXTI_RTSR_TR3_Msk

#define EXTI_RTSR_TR3_Msk   (0x1UL << EXTI_RTSR_TR3_Pos)

0x00000008

◆ EXTI_RTSR_TR4

#define EXTI_RTSR_TR4   EXTI_RTSR_TR4_Msk

Rising trigger event configuration bit of line 4

◆ EXTI_RTSR_TR4_Msk

#define EXTI_RTSR_TR4_Msk   (0x1UL << EXTI_RTSR_TR4_Pos)

0x00000010

◆ EXTI_RTSR_TR5

#define EXTI_RTSR_TR5   EXTI_RTSR_TR5_Msk

Rising trigger event configuration bit of line 5

◆ EXTI_RTSR_TR5_Msk

#define EXTI_RTSR_TR5_Msk   (0x1UL << EXTI_RTSR_TR5_Pos)

0x00000020

◆ EXTI_RTSR_TR6

#define EXTI_RTSR_TR6   EXTI_RTSR_TR6_Msk

Rising trigger event configuration bit of line 6

◆ EXTI_RTSR_TR6_Msk

#define EXTI_RTSR_TR6_Msk   (0x1UL << EXTI_RTSR_TR6_Pos)

0x00000040

◆ EXTI_RTSR_TR7

#define EXTI_RTSR_TR7   EXTI_RTSR_TR7_Msk

Rising trigger event configuration bit of line 7

◆ EXTI_RTSR_TR7_Msk

#define EXTI_RTSR_TR7_Msk   (0x1UL << EXTI_RTSR_TR7_Pos)

0x00000080

◆ EXTI_RTSR_TR8

#define EXTI_RTSR_TR8   EXTI_RTSR_TR8_Msk

Rising trigger event configuration bit of line 8

◆ EXTI_RTSR_TR8_Msk

#define EXTI_RTSR_TR8_Msk   (0x1UL << EXTI_RTSR_TR8_Pos)

0x00000100

◆ EXTI_RTSR_TR9

#define EXTI_RTSR_TR9   EXTI_RTSR_TR9_Msk

Rising trigger event configuration bit of line 9

◆ EXTI_RTSR_TR9_Msk

#define EXTI_RTSR_TR9_Msk   (0x1UL << EXTI_RTSR_TR9_Pos)

0x00000200

◆ EXTI_SWIER_SWIER0

#define EXTI_SWIER_SWIER0   EXTI_SWIER_SWIER0_Msk

Software Interrupt on line 0

◆ EXTI_SWIER_SWIER0_Msk

#define EXTI_SWIER_SWIER0_Msk   (0x1UL << EXTI_SWIER_SWIER0_Pos)

0x00000001

◆ EXTI_SWIER_SWIER1

#define EXTI_SWIER_SWIER1   EXTI_SWIER_SWIER1_Msk

Software Interrupt on line 1

◆ EXTI_SWIER_SWIER10

#define EXTI_SWIER_SWIER10   EXTI_SWIER_SWIER10_Msk

Software Interrupt on line 10

◆ EXTI_SWIER_SWIER10_Msk

#define EXTI_SWIER_SWIER10_Msk   (0x1UL << EXTI_SWIER_SWIER10_Pos)

0x00000400

◆ EXTI_SWIER_SWIER11

#define EXTI_SWIER_SWIER11   EXTI_SWIER_SWIER11_Msk

Software Interrupt on line 11

◆ EXTI_SWIER_SWIER11_Msk

#define EXTI_SWIER_SWIER11_Msk   (0x1UL << EXTI_SWIER_SWIER11_Pos)

0x00000800

◆ EXTI_SWIER_SWIER12

#define EXTI_SWIER_SWIER12   EXTI_SWIER_SWIER12_Msk

Software Interrupt on line 12

◆ EXTI_SWIER_SWIER12_Msk

#define EXTI_SWIER_SWIER12_Msk   (0x1UL << EXTI_SWIER_SWIER12_Pos)

0x00001000

◆ EXTI_SWIER_SWIER13

#define EXTI_SWIER_SWIER13   EXTI_SWIER_SWIER13_Msk

Software Interrupt on line 13

◆ EXTI_SWIER_SWIER13_Msk

#define EXTI_SWIER_SWIER13_Msk   (0x1UL << EXTI_SWIER_SWIER13_Pos)

0x00002000

◆ EXTI_SWIER_SWIER14

#define EXTI_SWIER_SWIER14   EXTI_SWIER_SWIER14_Msk

Software Interrupt on line 14

◆ EXTI_SWIER_SWIER14_Msk

#define EXTI_SWIER_SWIER14_Msk   (0x1UL << EXTI_SWIER_SWIER14_Pos)

0x00004000

◆ EXTI_SWIER_SWIER15

#define EXTI_SWIER_SWIER15   EXTI_SWIER_SWIER15_Msk

Software Interrupt on line 15

◆ EXTI_SWIER_SWIER15_Msk

#define EXTI_SWIER_SWIER15_Msk   (0x1UL << EXTI_SWIER_SWIER15_Pos)

0x00008000

◆ EXTI_SWIER_SWIER16

#define EXTI_SWIER_SWIER16   EXTI_SWIER_SWIER16_Msk

Software Interrupt on line 16

◆ EXTI_SWIER_SWIER16_Msk

#define EXTI_SWIER_SWIER16_Msk   (0x1UL << EXTI_SWIER_SWIER16_Pos)

0x00010000

◆ EXTI_SWIER_SWIER17

#define EXTI_SWIER_SWIER17   EXTI_SWIER_SWIER17_Msk

Software Interrupt on line 17

◆ EXTI_SWIER_SWIER17_Msk

#define EXTI_SWIER_SWIER17_Msk   (0x1UL << EXTI_SWIER_SWIER17_Pos)

0x00020000

◆ EXTI_SWIER_SWIER18

#define EXTI_SWIER_SWIER18   EXTI_SWIER_SWIER18_Msk

Software Interrupt on line 18

◆ EXTI_SWIER_SWIER18_Msk

#define EXTI_SWIER_SWIER18_Msk   (0x1UL << EXTI_SWIER_SWIER18_Pos)

0x00040000

◆ EXTI_SWIER_SWIER19

#define EXTI_SWIER_SWIER19   EXTI_SWIER_SWIER19_Msk

Software Interrupt on line 19

◆ EXTI_SWIER_SWIER19_Msk

#define EXTI_SWIER_SWIER19_Msk   (0x1UL << EXTI_SWIER_SWIER19_Pos)

0x00080000

◆ EXTI_SWIER_SWIER1_Msk

#define EXTI_SWIER_SWIER1_Msk   (0x1UL << EXTI_SWIER_SWIER1_Pos)

0x00000002

◆ EXTI_SWIER_SWIER2

#define EXTI_SWIER_SWIER2   EXTI_SWIER_SWIER2_Msk

Software Interrupt on line 2

◆ EXTI_SWIER_SWIER20

#define EXTI_SWIER_SWIER20   EXTI_SWIER_SWIER20_Msk

Software Interrupt on line 20

◆ EXTI_SWIER_SWIER20_Msk

#define EXTI_SWIER_SWIER20_Msk   (0x1UL << EXTI_SWIER_SWIER20_Pos)

0x00100000

◆ EXTI_SWIER_SWIER21

#define EXTI_SWIER_SWIER21   EXTI_SWIER_SWIER21_Msk

Software Interrupt on line 21

◆ EXTI_SWIER_SWIER21_Msk

#define EXTI_SWIER_SWIER21_Msk   (0x1UL << EXTI_SWIER_SWIER21_Pos)

0x00200000

◆ EXTI_SWIER_SWIER22

#define EXTI_SWIER_SWIER22   EXTI_SWIER_SWIER22_Msk

Software Interrupt on line 22

◆ EXTI_SWIER_SWIER22_Msk

#define EXTI_SWIER_SWIER22_Msk   (0x1UL << EXTI_SWIER_SWIER22_Pos)

0x00400000

◆ EXTI_SWIER_SWIER23

#define EXTI_SWIER_SWIER23   EXTI_SWIER_SWIER23_Msk

Software Interrupt on line 23

◆ EXTI_SWIER_SWIER23_Msk

#define EXTI_SWIER_SWIER23_Msk   (0x1UL << EXTI_SWIER_SWIER23_Pos)

0x00800000

◆ EXTI_SWIER_SWIER24

#define EXTI_SWIER_SWIER24   EXTI_SWIER_SWIER24_Msk

Software Interrupt on line 24

◆ EXTI_SWIER_SWIER24_Msk

#define EXTI_SWIER_SWIER24_Msk   (0x1UL << EXTI_SWIER_SWIER24_Pos)

0x01000000

◆ EXTI_SWIER_SWIER2_Msk

#define EXTI_SWIER_SWIER2_Msk   (0x1UL << EXTI_SWIER_SWIER2_Pos)

0x00000004

◆ EXTI_SWIER_SWIER3

#define EXTI_SWIER_SWIER3   EXTI_SWIER_SWIER3_Msk

Software Interrupt on line 3

◆ EXTI_SWIER_SWIER3_Msk

#define EXTI_SWIER_SWIER3_Msk   (0x1UL << EXTI_SWIER_SWIER3_Pos)

0x00000008

◆ EXTI_SWIER_SWIER4

#define EXTI_SWIER_SWIER4   EXTI_SWIER_SWIER4_Msk

Software Interrupt on line 4

◆ EXTI_SWIER_SWIER4_Msk

#define EXTI_SWIER_SWIER4_Msk   (0x1UL << EXTI_SWIER_SWIER4_Pos)

0x00000010

◆ EXTI_SWIER_SWIER5

#define EXTI_SWIER_SWIER5   EXTI_SWIER_SWIER5_Msk

Software Interrupt on line 5

◆ EXTI_SWIER_SWIER5_Msk

#define EXTI_SWIER_SWIER5_Msk   (0x1UL << EXTI_SWIER_SWIER5_Pos)

0x00000020

◆ EXTI_SWIER_SWIER6

#define EXTI_SWIER_SWIER6   EXTI_SWIER_SWIER6_Msk

Software Interrupt on line 6

◆ EXTI_SWIER_SWIER6_Msk

#define EXTI_SWIER_SWIER6_Msk   (0x1UL << EXTI_SWIER_SWIER6_Pos)

0x00000040

◆ EXTI_SWIER_SWIER7

#define EXTI_SWIER_SWIER7   EXTI_SWIER_SWIER7_Msk

Software Interrupt on line 7

◆ EXTI_SWIER_SWIER7_Msk

#define EXTI_SWIER_SWIER7_Msk   (0x1UL << EXTI_SWIER_SWIER7_Pos)

0x00000080

◆ EXTI_SWIER_SWIER8

#define EXTI_SWIER_SWIER8   EXTI_SWIER_SWIER8_Msk

Software Interrupt on line 8

◆ EXTI_SWIER_SWIER8_Msk

#define EXTI_SWIER_SWIER8_Msk   (0x1UL << EXTI_SWIER_SWIER8_Pos)

0x00000100

◆ EXTI_SWIER_SWIER9

#define EXTI_SWIER_SWIER9   EXTI_SWIER_SWIER9_Msk

Software Interrupt on line 9

◆ EXTI_SWIER_SWIER9_Msk

#define EXTI_SWIER_SWIER9_Msk   (0x1UL << EXTI_SWIER_SWIER9_Pos)

0x00000200

◆ FLASH_ACR_ARTEN_Msk

#define FLASH_ACR_ARTEN_Msk   (0x1UL << FLASH_ACR_ARTEN_Pos)

0x00000200

◆ FLASH_ACR_ARTRST_Msk

#define FLASH_ACR_ARTRST_Msk   (0x1UL << FLASH_ACR_ARTRST_Pos)

0x00000800

◆ FLASH_ACR_LATENCY_Msk

#define FLASH_ACR_LATENCY_Msk   (0xFUL << FLASH_ACR_LATENCY_Pos)

0x0000000F

◆ FLASH_ACR_PRFTEN_Msk

#define FLASH_ACR_PRFTEN_Msk   (0x1UL << FLASH_ACR_PRFTEN_Pos)

0x00000100

◆ FLASH_CR_EOPIE_Msk

#define FLASH_CR_EOPIE_Msk   (0x1UL << FLASH_CR_EOPIE_Pos)

0x01000000

◆ FLASH_CR_ERRIE_Msk

#define FLASH_CR_ERRIE_Msk   (0x1UL << FLASH_CR_ERRIE_Pos)

0x02000000

◆ FLASH_CR_LOCK_Msk

#define FLASH_CR_LOCK_Msk   (0x1UL << FLASH_CR_LOCK_Pos)

0x80000000

◆ FLASH_CR_MER2_Msk

#define FLASH_CR_MER2_Msk   (0x1UL << FLASH_CR_MER2_Pos)

0x00008000

◆ FLASH_CR_MER_Msk

#define FLASH_CR_MER_Msk   (0x1UL << FLASH_CR_MER_Pos)

0x00000004

◆ FLASH_CR_PG_Msk

#define FLASH_CR_PG_Msk   (0x1UL << FLASH_CR_PG_Pos)

0x00000001

◆ FLASH_CR_PSIZE_0

#define FLASH_CR_PSIZE_0   (0x1UL << FLASH_CR_PSIZE_Pos)

0x00000100

◆ FLASH_CR_PSIZE_1

#define FLASH_CR_PSIZE_1   (0x2UL << FLASH_CR_PSIZE_Pos)

0x00000200

◆ FLASH_CR_PSIZE_Msk

#define FLASH_CR_PSIZE_Msk   (0x3UL << FLASH_CR_PSIZE_Pos)

0x00000300

◆ FLASH_CR_SER_Msk

#define FLASH_CR_SER_Msk   (0x1UL << FLASH_CR_SER_Pos)

0x00000002

◆ FLASH_CR_SNB_Msk

#define FLASH_CR_SNB_Msk   (0x1FUL << FLASH_CR_SNB_Pos)

0x000000F8

◆ FLASH_CR_STRT_Msk

#define FLASH_CR_STRT_Msk   (0x1UL << FLASH_CR_STRT_Pos)

0x00010000

◆ FLASH_OPTCR1_BOOT_ADD0_Msk

#define FLASH_OPTCR1_BOOT_ADD0_Msk   (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD0_Pos)

0x0000FFFF

◆ FLASH_OPTCR1_BOOT_ADD1_Msk

#define FLASH_OPTCR1_BOOT_ADD1_Msk   (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD1_Pos)

0xFFFF0000

◆ FLASH_OPTCR_BOR_LEV_0

#define FLASH_OPTCR_BOR_LEV_0   (0x1UL << FLASH_OPTCR_BOR_LEV_Pos)

0x00000004

◆ FLASH_OPTCR_BOR_LEV_1

#define FLASH_OPTCR_BOR_LEV_1   (0x2UL << FLASH_OPTCR_BOR_LEV_Pos)

0x00000008

◆ FLASH_OPTCR_BOR_LEV_Msk

#define FLASH_OPTCR_BOR_LEV_Msk   (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)

0x0000000C

◆ FLASH_OPTCR_IWDG_STDBY_Msk

#define FLASH_OPTCR_IWDG_STDBY_Msk   (0x1UL << FLASH_OPTCR_IWDG_STDBY_Pos)

0x40000000

◆ FLASH_OPTCR_IWDG_STOP_Msk

#define FLASH_OPTCR_IWDG_STOP_Msk   (0x1UL << FLASH_OPTCR_IWDG_STOP_Pos)

0x80000000

◆ FLASH_OPTCR_IWDG_SW_Msk

#define FLASH_OPTCR_IWDG_SW_Msk   (0x1UL << FLASH_OPTCR_IWDG_SW_Pos)

0x00000020

◆ FLASH_OPTCR_nDBANK_Msk

#define FLASH_OPTCR_nDBANK_Msk   (0x1UL << FLASH_OPTCR_nDBANK_Pos)

0x20000000

◆ FLASH_OPTCR_nDBOOT_Msk

#define FLASH_OPTCR_nDBOOT_Msk   (0x1UL << FLASH_OPTCR_nDBOOT_Pos)

0x10000000

◆ FLASH_OPTCR_nRST_STDBY_Msk

#define FLASH_OPTCR_nRST_STDBY_Msk   (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)

0x00000080

◆ FLASH_OPTCR_nRST_STOP_Msk

#define FLASH_OPTCR_nRST_STOP_Msk   (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)

0x00000040

◆ FLASH_OPTCR_nWRP_Msk

#define FLASH_OPTCR_nWRP_Msk   (0xFFFUL << FLASH_OPTCR_nWRP_Pos)

0x0FFF0000

◆ FLASH_OPTCR_OPTLOCK_Msk

#define FLASH_OPTCR_OPTLOCK_Msk   (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)

0x00000001

◆ FLASH_OPTCR_OPTSTRT_Msk

#define FLASH_OPTCR_OPTSTRT_Msk   (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)

0x00000002

◆ FLASH_OPTCR_RDP_0

#define FLASH_OPTCR_RDP_0   (0x01UL << FLASH_OPTCR_RDP_Pos)

0x00000100

◆ FLASH_OPTCR_RDP_1

#define FLASH_OPTCR_RDP_1   (0x02UL << FLASH_OPTCR_RDP_Pos)

0x00000200

◆ FLASH_OPTCR_RDP_2

#define FLASH_OPTCR_RDP_2   (0x04UL << FLASH_OPTCR_RDP_Pos)

0x00000400

◆ FLASH_OPTCR_RDP_3

#define FLASH_OPTCR_RDP_3   (0x08UL << FLASH_OPTCR_RDP_Pos)

0x00000800

◆ FLASH_OPTCR_RDP_4

#define FLASH_OPTCR_RDP_4   (0x10UL << FLASH_OPTCR_RDP_Pos)

0x00001000

◆ FLASH_OPTCR_RDP_5

#define FLASH_OPTCR_RDP_5   (0x20UL << FLASH_OPTCR_RDP_Pos)

0x00002000

◆ FLASH_OPTCR_RDP_6

#define FLASH_OPTCR_RDP_6   (0x40UL << FLASH_OPTCR_RDP_Pos)

0x00004000

◆ FLASH_OPTCR_RDP_7

#define FLASH_OPTCR_RDP_7   (0x80UL << FLASH_OPTCR_RDP_Pos)

0x00008000

◆ FLASH_OPTCR_RDP_Msk

#define FLASH_OPTCR_RDP_Msk   (0xFFUL << FLASH_OPTCR_RDP_Pos)

0x0000FF00

◆ FLASH_OPTCR_WWDG_SW_Msk

#define FLASH_OPTCR_WWDG_SW_Msk   (0x1UL << FLASH_OPTCR_WWDG_SW_Pos)

0x00000010

◆ FLASH_SR_BSY_Msk

#define FLASH_SR_BSY_Msk   (0x1UL << FLASH_SR_BSY_Pos)

0x00010000

◆ FLASH_SR_EOP_Msk

#define FLASH_SR_EOP_Msk   (0x1UL << FLASH_SR_EOP_Pos)

0x00000001

◆ FLASH_SR_ERSERR_Msk

#define FLASH_SR_ERSERR_Msk   (0x1UL << FLASH_SR_ERSERR_Pos)

0x00000080

◆ FLASH_SR_OPERR_Msk

#define FLASH_SR_OPERR_Msk   (0x1UL << FLASH_SR_OPERR_Pos)

0x00000002

◆ FLASH_SR_PGAERR_Msk

#define FLASH_SR_PGAERR_Msk   (0x1UL << FLASH_SR_PGAERR_Pos)

0x00000020

◆ FLASH_SR_PGPERR_Msk

#define FLASH_SR_PGPERR_Msk   (0x1UL << FLASH_SR_PGPERR_Pos)

0x00000040

◆ FLASH_SR_WRPERR_Msk

#define FLASH_SR_WRPERR_Msk   (0x1UL << FLASH_SR_WRPERR_Pos)

0x00000010

◆ FMC_BCR1_ASYNCWAIT

#define FMC_BCR1_ASYNCWAIT   FMC_BCR1_ASYNCWAIT_Msk

Asynchronous wait

◆ FMC_BCR1_ASYNCWAIT_Msk

#define FMC_BCR1_ASYNCWAIT_Msk   (0x1UL << FMC_BCR1_ASYNCWAIT_Pos)

0x00008000

◆ FMC_BCR1_BURSTEN

#define FMC_BCR1_BURSTEN   FMC_BCR1_BURSTEN_Msk

Burst enable bit

◆ FMC_BCR1_BURSTEN_Msk

#define FMC_BCR1_BURSTEN_Msk   (0x1UL << FMC_BCR1_BURSTEN_Pos)

0x00000100

◆ FMC_BCR1_CBURSTRW

#define FMC_BCR1_CBURSTRW   FMC_BCR1_CBURSTRW_Msk

Write burst enable

◆ FMC_BCR1_CBURSTRW_Msk

#define FMC_BCR1_CBURSTRW_Msk   (0x1UL << FMC_BCR1_CBURSTRW_Pos)

0x00080000

◆ FMC_BCR1_CCLKEN

#define FMC_BCR1_CCLKEN   FMC_BCR1_CCLKEN_Msk

Continous clock enable

◆ FMC_BCR1_CCLKEN_Msk

#define FMC_BCR1_CCLKEN_Msk   (0x1UL << FMC_BCR1_CCLKEN_Pos)

0x00100000

◆ FMC_BCR1_CPSIZE

#define FMC_BCR1_CPSIZE   FMC_BCR1_CPSIZE_Msk

CRAM page size

◆ FMC_BCR1_CPSIZE_0

#define FMC_BCR1_CPSIZE_0   (0x1UL << FMC_BCR1_CPSIZE_Pos)

0x00010000

◆ FMC_BCR1_CPSIZE_1

#define FMC_BCR1_CPSIZE_1   (0x2UL << FMC_BCR1_CPSIZE_Pos)

0x00020000

◆ FMC_BCR1_CPSIZE_2

#define FMC_BCR1_CPSIZE_2   (0x4UL << FMC_BCR1_CPSIZE_Pos)

0x00040000

◆ FMC_BCR1_CPSIZE_Msk

#define FMC_BCR1_CPSIZE_Msk   (0x7UL << FMC_BCR1_CPSIZE_Pos)

0x00070000

◆ FMC_BCR1_EXTMOD

#define FMC_BCR1_EXTMOD   FMC_BCR1_EXTMOD_Msk

Extended mode enable

◆ FMC_BCR1_EXTMOD_Msk

#define FMC_BCR1_EXTMOD_Msk   (0x1UL << FMC_BCR1_EXTMOD_Pos)

0x00004000

◆ FMC_BCR1_FACCEN

#define FMC_BCR1_FACCEN   FMC_BCR1_FACCEN_Msk

Flash access enable

◆ FMC_BCR1_FACCEN_Msk

#define FMC_BCR1_FACCEN_Msk   (0x1UL << FMC_BCR1_FACCEN_Pos)

0x00000040

◆ FMC_BCR1_MBKEN

#define FMC_BCR1_MBKEN   FMC_BCR1_MBKEN_Msk

Memory bank enable bit

◆ FMC_BCR1_MBKEN_Msk

#define FMC_BCR1_MBKEN_Msk   (0x1UL << FMC_BCR1_MBKEN_Pos)

0x00000001

◆ FMC_BCR1_MTYP

#define FMC_BCR1_MTYP   FMC_BCR1_MTYP_Msk

MTYP[1:0] bits (Memory type)

◆ FMC_BCR1_MTYP_0

#define FMC_BCR1_MTYP_0   (0x1UL << FMC_BCR1_MTYP_Pos)

0x00000004

◆ FMC_BCR1_MTYP_1

#define FMC_BCR1_MTYP_1   (0x2UL << FMC_BCR1_MTYP_Pos)

0x00000008

◆ FMC_BCR1_MTYP_Msk

#define FMC_BCR1_MTYP_Msk   (0x3UL << FMC_BCR1_MTYP_Pos)

0x0000000C

◆ FMC_BCR1_MUXEN

#define FMC_BCR1_MUXEN   FMC_BCR1_MUXEN_Msk

Address/data multiplexing enable bit

◆ FMC_BCR1_MUXEN_Msk

#define FMC_BCR1_MUXEN_Msk   (0x1UL << FMC_BCR1_MUXEN_Pos)

0x00000002

◆ FMC_BCR1_MWID

#define FMC_BCR1_MWID   FMC_BCR1_MWID_Msk

MWID[1:0] bits (Memory data bus width)

◆ FMC_BCR1_MWID_0

#define FMC_BCR1_MWID_0   (0x1UL << FMC_BCR1_MWID_Pos)

0x00000010

◆ FMC_BCR1_MWID_1

#define FMC_BCR1_MWID_1   (0x2UL << FMC_BCR1_MWID_Pos)

0x00000020

◆ FMC_BCR1_MWID_Msk

#define FMC_BCR1_MWID_Msk   (0x3UL << FMC_BCR1_MWID_Pos)

0x00000030

◆ FMC_BCR1_WAITCFG

#define FMC_BCR1_WAITCFG   FMC_BCR1_WAITCFG_Msk

Wait timing configuration

◆ FMC_BCR1_WAITCFG_Msk

#define FMC_BCR1_WAITCFG_Msk   (0x1UL << FMC_BCR1_WAITCFG_Pos)

0x00000800

◆ FMC_BCR1_WAITEN

#define FMC_BCR1_WAITEN   FMC_BCR1_WAITEN_Msk

Wait enable bit

◆ FMC_BCR1_WAITEN_Msk

#define FMC_BCR1_WAITEN_Msk   (0x1UL << FMC_BCR1_WAITEN_Pos)

0x00002000

◆ FMC_BCR1_WAITPOL

#define FMC_BCR1_WAITPOL   FMC_BCR1_WAITPOL_Msk

Wait signal polarity bit

◆ FMC_BCR1_WAITPOL_Msk

#define FMC_BCR1_WAITPOL_Msk   (0x1UL << FMC_BCR1_WAITPOL_Pos)

0x00000200

◆ FMC_BCR1_WFDIS

#define FMC_BCR1_WFDIS   FMC_BCR1_WFDIS_Msk

Write FIFO Disable

◆ FMC_BCR1_WFDIS_Msk

#define FMC_BCR1_WFDIS_Msk   (0x1UL << FMC_BCR1_WFDIS_Pos)

0x00200000

◆ FMC_BCR1_WRAPMOD

#define FMC_BCR1_WRAPMOD   FMC_BCR1_WRAPMOD_Msk

Wrapped burst mode support

◆ FMC_BCR1_WRAPMOD_Msk

#define FMC_BCR1_WRAPMOD_Msk   (0x1UL << FMC_BCR1_WRAPMOD_Pos)

0x00000400

◆ FMC_BCR1_WREN

#define FMC_BCR1_WREN   FMC_BCR1_WREN_Msk

Write enable bit

◆ FMC_BCR1_WREN_Msk

#define FMC_BCR1_WREN_Msk   (0x1UL << FMC_BCR1_WREN_Pos)

0x00001000

◆ FMC_BCR2_ASYNCWAIT

#define FMC_BCR2_ASYNCWAIT   FMC_BCR2_ASYNCWAIT_Msk

Asynchronous wait

◆ FMC_BCR2_ASYNCWAIT_Msk

#define FMC_BCR2_ASYNCWAIT_Msk   (0x1UL << FMC_BCR2_ASYNCWAIT_Pos)

0x00008000

◆ FMC_BCR2_BURSTEN

#define FMC_BCR2_BURSTEN   FMC_BCR2_BURSTEN_Msk

Burst enable bit

◆ FMC_BCR2_BURSTEN_Msk

#define FMC_BCR2_BURSTEN_Msk   (0x1UL << FMC_BCR2_BURSTEN_Pos)

0x00000100

◆ FMC_BCR2_CBURSTRW

#define FMC_BCR2_CBURSTRW   FMC_BCR2_CBURSTRW_Msk

Write burst enable

◆ FMC_BCR2_CBURSTRW_Msk

#define FMC_BCR2_CBURSTRW_Msk   (0x1UL << FMC_BCR2_CBURSTRW_Pos)

0x00080000

◆ FMC_BCR2_CPSIZE

#define FMC_BCR2_CPSIZE   FMC_BCR2_CPSIZE_Msk

CRAM page size

◆ FMC_BCR2_CPSIZE_0

#define FMC_BCR2_CPSIZE_0   (0x1UL << FMC_BCR2_CPSIZE_Pos)

0x00010000

◆ FMC_BCR2_CPSIZE_1

#define FMC_BCR2_CPSIZE_1   (0x2UL << FMC_BCR2_CPSIZE_Pos)

0x00020000

◆ FMC_BCR2_CPSIZE_2

#define FMC_BCR2_CPSIZE_2   (0x4UL << FMC_BCR2_CPSIZE_Pos)

0x00040000

◆ FMC_BCR2_CPSIZE_Msk

#define FMC_BCR2_CPSIZE_Msk   (0x7UL << FMC_BCR2_CPSIZE_Pos)

0x00070000

◆ FMC_BCR2_EXTMOD

#define FMC_BCR2_EXTMOD   FMC_BCR2_EXTMOD_Msk

Extended mode enable

◆ FMC_BCR2_EXTMOD_Msk

#define FMC_BCR2_EXTMOD_Msk   (0x1UL << FMC_BCR2_EXTMOD_Pos)

0x00004000

◆ FMC_BCR2_FACCEN

#define FMC_BCR2_FACCEN   FMC_BCR2_FACCEN_Msk

Flash access enable

◆ FMC_BCR2_FACCEN_Msk

#define FMC_BCR2_FACCEN_Msk   (0x1UL << FMC_BCR2_FACCEN_Pos)

0x00000040

◆ FMC_BCR2_MBKEN

#define FMC_BCR2_MBKEN   FMC_BCR2_MBKEN_Msk

Memory bank enable bit

◆ FMC_BCR2_MBKEN_Msk

#define FMC_BCR2_MBKEN_Msk   (0x1UL << FMC_BCR2_MBKEN_Pos)

0x00000001

◆ FMC_BCR2_MTYP

#define FMC_BCR2_MTYP   FMC_BCR2_MTYP_Msk

MTYP[1:0] bits (Memory type)

◆ FMC_BCR2_MTYP_0

#define FMC_BCR2_MTYP_0   (0x1UL << FMC_BCR2_MTYP_Pos)

0x00000004

◆ FMC_BCR2_MTYP_1

#define FMC_BCR2_MTYP_1   (0x2UL << FMC_BCR2_MTYP_Pos)

0x00000008

◆ FMC_BCR2_MTYP_Msk

#define FMC_BCR2_MTYP_Msk   (0x3UL << FMC_BCR2_MTYP_Pos)

0x0000000C

◆ FMC_BCR2_MUXEN

#define FMC_BCR2_MUXEN   FMC_BCR2_MUXEN_Msk

Address/data multiplexing enable bit

◆ FMC_BCR2_MUXEN_Msk

#define FMC_BCR2_MUXEN_Msk   (0x1UL << FMC_BCR2_MUXEN_Pos)

0x00000002

◆ FMC_BCR2_MWID

#define FMC_BCR2_MWID   FMC_BCR2_MWID_Msk

MWID[1:0] bits (Memory data bus width)

◆ FMC_BCR2_MWID_0

#define FMC_BCR2_MWID_0   (0x1UL << FMC_BCR2_MWID_Pos)

0x00000010

◆ FMC_BCR2_MWID_1

#define FMC_BCR2_MWID_1   (0x2UL << FMC_BCR2_MWID_Pos)

0x00000020

◆ FMC_BCR2_MWID_Msk

#define FMC_BCR2_MWID_Msk   (0x3UL << FMC_BCR2_MWID_Pos)

0x00000030

◆ FMC_BCR2_WAITCFG

#define FMC_BCR2_WAITCFG   FMC_BCR2_WAITCFG_Msk

Wait timing configuration

◆ FMC_BCR2_WAITCFG_Msk

#define FMC_BCR2_WAITCFG_Msk   (0x1UL << FMC_BCR2_WAITCFG_Pos)

0x00000800

◆ FMC_BCR2_WAITEN

#define FMC_BCR2_WAITEN   FMC_BCR2_WAITEN_Msk

Wait enable bit

◆ FMC_BCR2_WAITEN_Msk

#define FMC_BCR2_WAITEN_Msk   (0x1UL << FMC_BCR2_WAITEN_Pos)

0x00002000

◆ FMC_BCR2_WAITPOL

#define FMC_BCR2_WAITPOL   FMC_BCR2_WAITPOL_Msk

Wait signal polarity bit

◆ FMC_BCR2_WAITPOL_Msk

#define FMC_BCR2_WAITPOL_Msk   (0x1UL << FMC_BCR2_WAITPOL_Pos)

0x00000200

◆ FMC_BCR2_WRAPMOD

#define FMC_BCR2_WRAPMOD   FMC_BCR2_WRAPMOD_Msk

Wrapped burst mode support

◆ FMC_BCR2_WRAPMOD_Msk

#define FMC_BCR2_WRAPMOD_Msk   (0x1UL << FMC_BCR2_WRAPMOD_Pos)

0x00000400

◆ FMC_BCR2_WREN

#define FMC_BCR2_WREN   FMC_BCR2_WREN_Msk

Write enable bit

◆ FMC_BCR2_WREN_Msk

#define FMC_BCR2_WREN_Msk   (0x1UL << FMC_BCR2_WREN_Pos)

0x00001000

◆ FMC_BCR3_ASYNCWAIT

#define FMC_BCR3_ASYNCWAIT   FMC_BCR3_ASYNCWAIT_Msk

Asynchronous wait

◆ FMC_BCR3_ASYNCWAIT_Msk

#define FMC_BCR3_ASYNCWAIT_Msk   (0x1UL << FMC_BCR3_ASYNCWAIT_Pos)

0x00008000

◆ FMC_BCR3_BURSTEN

#define FMC_BCR3_BURSTEN   FMC_BCR3_BURSTEN_Msk

Burst enable bit

◆ FMC_BCR3_BURSTEN_Msk

#define FMC_BCR3_BURSTEN_Msk   (0x1UL << FMC_BCR3_BURSTEN_Pos)

0x00000100

◆ FMC_BCR3_CBURSTRW

#define FMC_BCR3_CBURSTRW   FMC_BCR3_CBURSTRW_Msk

Write burst enable

◆ FMC_BCR3_CBURSTRW_Msk

#define FMC_BCR3_CBURSTRW_Msk   (0x1UL << FMC_BCR3_CBURSTRW_Pos)

0x00080000

◆ FMC_BCR3_CPSIZE

#define FMC_BCR3_CPSIZE   FMC_BCR3_CPSIZE_Msk

CRAM page size

◆ FMC_BCR3_CPSIZE_0

#define FMC_BCR3_CPSIZE_0   (0x1UL << FMC_BCR3_CPSIZE_Pos)

0x00010000

◆ FMC_BCR3_CPSIZE_1

#define FMC_BCR3_CPSIZE_1   (0x2UL << FMC_BCR3_CPSIZE_Pos)

0x00020000

◆ FMC_BCR3_CPSIZE_2

#define FMC_BCR3_CPSIZE_2   (0x4UL << FMC_BCR3_CPSIZE_Pos)

0x00040000

◆ FMC_BCR3_CPSIZE_Msk

#define FMC_BCR3_CPSIZE_Msk   (0x7UL << FMC_BCR3_CPSIZE_Pos)

0x00070000

◆ FMC_BCR3_EXTMOD

#define FMC_BCR3_EXTMOD   FMC_BCR3_EXTMOD_Msk

Extended mode enable

◆ FMC_BCR3_EXTMOD_Msk

#define FMC_BCR3_EXTMOD_Msk   (0x1UL << FMC_BCR3_EXTMOD_Pos)

0x00004000

◆ FMC_BCR3_FACCEN

#define FMC_BCR3_FACCEN   FMC_BCR3_FACCEN_Msk

Flash access enable

◆ FMC_BCR3_FACCEN_Msk

#define FMC_BCR3_FACCEN_Msk   (0x1UL << FMC_BCR3_FACCEN_Pos)

0x00000040

◆ FMC_BCR3_MBKEN

#define FMC_BCR3_MBKEN   FMC_BCR3_MBKEN_Msk

Memory bank enable bit

◆ FMC_BCR3_MBKEN_Msk

#define FMC_BCR3_MBKEN_Msk   (0x1UL << FMC_BCR3_MBKEN_Pos)

0x00000001

◆ FMC_BCR3_MTYP

#define FMC_BCR3_MTYP   FMC_BCR3_MTYP_Msk

MTYP[1:0] bits (Memory type)

◆ FMC_BCR3_MTYP_0

#define FMC_BCR3_MTYP_0   (0x1UL << FMC_BCR3_MTYP_Pos)

0x00000004

◆ FMC_BCR3_MTYP_1

#define FMC_BCR3_MTYP_1   (0x2UL << FMC_BCR3_MTYP_Pos)

0x00000008

◆ FMC_BCR3_MTYP_Msk

#define FMC_BCR3_MTYP_Msk   (0x3UL << FMC_BCR3_MTYP_Pos)

0x0000000C

◆ FMC_BCR3_MUXEN

#define FMC_BCR3_MUXEN   FMC_BCR3_MUXEN_Msk

Address/data multiplexing enable bit

◆ FMC_BCR3_MUXEN_Msk

#define FMC_BCR3_MUXEN_Msk   (0x1UL << FMC_BCR3_MUXEN_Pos)

0x00000002

◆ FMC_BCR3_MWID

#define FMC_BCR3_MWID   FMC_BCR3_MWID_Msk

MWID[1:0] bits (Memory data bus width)

◆ FMC_BCR3_MWID_0

#define FMC_BCR3_MWID_0   (0x1UL << FMC_BCR3_MWID_Pos)

0x00000010

◆ FMC_BCR3_MWID_1

#define FMC_BCR3_MWID_1   (0x2UL << FMC_BCR3_MWID_Pos)

0x00000020

◆ FMC_BCR3_MWID_Msk

#define FMC_BCR3_MWID_Msk   (0x3UL << FMC_BCR3_MWID_Pos)

0x00000030

◆ FMC_BCR3_WAITCFG

#define FMC_BCR3_WAITCFG   FMC_BCR3_WAITCFG_Msk

Wait timing configuration

◆ FMC_BCR3_WAITCFG_Msk

#define FMC_BCR3_WAITCFG_Msk   (0x1UL << FMC_BCR3_WAITCFG_Pos)

0x00000800

◆ FMC_BCR3_WAITEN

#define FMC_BCR3_WAITEN   FMC_BCR3_WAITEN_Msk

Wait enable bit

◆ FMC_BCR3_WAITEN_Msk

#define FMC_BCR3_WAITEN_Msk   (0x1UL << FMC_BCR3_WAITEN_Pos)

0x00002000

◆ FMC_BCR3_WAITPOL

#define FMC_BCR3_WAITPOL   FMC_BCR3_WAITPOL_Msk

Wait signal polarity bit

◆ FMC_BCR3_WAITPOL_Msk

#define FMC_BCR3_WAITPOL_Msk   (0x1UL << FMC_BCR3_WAITPOL_Pos)

0x00000200

◆ FMC_BCR3_WRAPMOD

#define FMC_BCR3_WRAPMOD   FMC_BCR3_WRAPMOD_Msk

Wrapped burst mode support

◆ FMC_BCR3_WRAPMOD_Msk

#define FMC_BCR3_WRAPMOD_Msk   (0x1UL << FMC_BCR3_WRAPMOD_Pos)

0x00000400

◆ FMC_BCR3_WREN

#define FMC_BCR3_WREN   FMC_BCR3_WREN_Msk

Write enable bit

◆ FMC_BCR3_WREN_Msk

#define FMC_BCR3_WREN_Msk   (0x1UL << FMC_BCR3_WREN_Pos)

0x00001000

◆ FMC_BCR4_ASYNCWAIT

#define FMC_BCR4_ASYNCWAIT   FMC_BCR4_ASYNCWAIT_Msk

Asynchronous wait

◆ FMC_BCR4_ASYNCWAIT_Msk

#define FMC_BCR4_ASYNCWAIT_Msk   (0x1UL << FMC_BCR4_ASYNCWAIT_Pos)

0x00008000

◆ FMC_BCR4_BURSTEN

#define FMC_BCR4_BURSTEN   FMC_BCR4_BURSTEN_Msk

Burst enable bit

◆ FMC_BCR4_BURSTEN_Msk

#define FMC_BCR4_BURSTEN_Msk   (0x1UL << FMC_BCR4_BURSTEN_Pos)

0x00000100

◆ FMC_BCR4_CBURSTRW

#define FMC_BCR4_CBURSTRW   FMC_BCR4_CBURSTRW_Msk

Write burst enable

◆ FMC_BCR4_CBURSTRW_Msk

#define FMC_BCR4_CBURSTRW_Msk   (0x1UL << FMC_BCR4_CBURSTRW_Pos)

0x00080000

◆ FMC_BCR4_CPSIZE

#define FMC_BCR4_CPSIZE   FMC_BCR4_CPSIZE_Msk

CRAM page size

◆ FMC_BCR4_CPSIZE_0

#define FMC_BCR4_CPSIZE_0   (0x1UL << FMC_BCR4_CPSIZE_Pos)

0x00010000

◆ FMC_BCR4_CPSIZE_1

#define FMC_BCR4_CPSIZE_1   (0x2UL << FMC_BCR4_CPSIZE_Pos)

0x00020000

◆ FMC_BCR4_CPSIZE_2

#define FMC_BCR4_CPSIZE_2   (0x4UL << FMC_BCR4_CPSIZE_Pos)

0x00040000

◆ FMC_BCR4_CPSIZE_Msk

#define FMC_BCR4_CPSIZE_Msk   (0x7UL << FMC_BCR4_CPSIZE_Pos)

0x00070000

◆ FMC_BCR4_EXTMOD

#define FMC_BCR4_EXTMOD   FMC_BCR4_EXTMOD_Msk

Extended mode enable

◆ FMC_BCR4_EXTMOD_Msk

#define FMC_BCR4_EXTMOD_Msk   (0x1UL << FMC_BCR4_EXTMOD_Pos)

0x00004000

◆ FMC_BCR4_FACCEN

#define FMC_BCR4_FACCEN   FMC_BCR4_FACCEN_Msk

Flash access enable

◆ FMC_BCR4_FACCEN_Msk

#define FMC_BCR4_FACCEN_Msk   (0x1UL << FMC_BCR4_FACCEN_Pos)

0x00000040

◆ FMC_BCR4_MBKEN

#define FMC_BCR4_MBKEN   FMC_BCR4_MBKEN_Msk

Memory bank enable bit

◆ FMC_BCR4_MBKEN_Msk

#define FMC_BCR4_MBKEN_Msk   (0x1UL << FMC_BCR4_MBKEN_Pos)

0x00000001

◆ FMC_BCR4_MTYP

#define FMC_BCR4_MTYP   FMC_BCR4_MTYP_Msk

MTYP[1:0] bits (Memory type)

◆ FMC_BCR4_MTYP_0

#define FMC_BCR4_MTYP_0   (0x1UL << FMC_BCR4_MTYP_Pos)

0x00000004

◆ FMC_BCR4_MTYP_1

#define FMC_BCR4_MTYP_1   (0x2UL << FMC_BCR4_MTYP_Pos)

0x00000008

◆ FMC_BCR4_MTYP_Msk

#define FMC_BCR4_MTYP_Msk   (0x3UL << FMC_BCR4_MTYP_Pos)

0x0000000C

◆ FMC_BCR4_MUXEN

#define FMC_BCR4_MUXEN   FMC_BCR4_MUXEN_Msk

Address/data multiplexing enable bit

◆ FMC_BCR4_MUXEN_Msk

#define FMC_BCR4_MUXEN_Msk   (0x1UL << FMC_BCR4_MUXEN_Pos)

0x00000002

◆ FMC_BCR4_MWID

#define FMC_BCR4_MWID   FMC_BCR4_MWID_Msk

MWID[1:0] bits (Memory data bus width)

◆ FMC_BCR4_MWID_0

#define FMC_BCR4_MWID_0   (0x1UL << FMC_BCR4_MWID_Pos)

0x00000010

◆ FMC_BCR4_MWID_1

#define FMC_BCR4_MWID_1   (0x2UL << FMC_BCR4_MWID_Pos)

0x00000020

◆ FMC_BCR4_MWID_Msk

#define FMC_BCR4_MWID_Msk   (0x3UL << FMC_BCR4_MWID_Pos)

0x00000030

◆ FMC_BCR4_WAITCFG

#define FMC_BCR4_WAITCFG   FMC_BCR4_WAITCFG_Msk

Wait timing configuration

◆ FMC_BCR4_WAITCFG_Msk

#define FMC_BCR4_WAITCFG_Msk   (0x1UL << FMC_BCR4_WAITCFG_Pos)

0x00000800

◆ FMC_BCR4_WAITEN

#define FMC_BCR4_WAITEN   FMC_BCR4_WAITEN_Msk

Wait enable bit

◆ FMC_BCR4_WAITEN_Msk

#define FMC_BCR4_WAITEN_Msk   (0x1UL << FMC_BCR4_WAITEN_Pos)

0x00002000

◆ FMC_BCR4_WAITPOL

#define FMC_BCR4_WAITPOL   FMC_BCR4_WAITPOL_Msk

Wait signal polarity bit

◆ FMC_BCR4_WAITPOL_Msk

#define FMC_BCR4_WAITPOL_Msk   (0x1UL << FMC_BCR4_WAITPOL_Pos)

0x00000200

◆ FMC_BCR4_WRAPMOD

#define FMC_BCR4_WRAPMOD   FMC_BCR4_WRAPMOD_Msk

Wrapped burst mode support

◆ FMC_BCR4_WRAPMOD_Msk

#define FMC_BCR4_WRAPMOD_Msk   (0x1UL << FMC_BCR4_WRAPMOD_Pos)

0x00000400

◆ FMC_BCR4_WREN

#define FMC_BCR4_WREN   FMC_BCR4_WREN_Msk

Write enable bit

◆ FMC_BCR4_WREN_Msk

#define FMC_BCR4_WREN_Msk   (0x1UL << FMC_BCR4_WREN_Pos)

0x00001000

◆ FMC_BTR1_ACCMOD

#define FMC_BTR1_ACCMOD   FMC_BTR1_ACCMOD_Msk

ACCMOD[1:0] bits (Access mode)

◆ FMC_BTR1_ACCMOD_0

#define FMC_BTR1_ACCMOD_0   (0x1UL << FMC_BTR1_ACCMOD_Pos)

0x10000000

◆ FMC_BTR1_ACCMOD_1

#define FMC_BTR1_ACCMOD_1   (0x2UL << FMC_BTR1_ACCMOD_Pos)

0x20000000

◆ FMC_BTR1_ACCMOD_Msk

#define FMC_BTR1_ACCMOD_Msk   (0x3UL << FMC_BTR1_ACCMOD_Pos)

0x30000000

◆ FMC_BTR1_ADDHLD

#define FMC_BTR1_ADDHLD   FMC_BTR1_ADDHLD_Msk

ADDHLD[3:0] bits (Address-hold phase duration)

◆ FMC_BTR1_ADDHLD_0

#define FMC_BTR1_ADDHLD_0   (0x1UL << FMC_BTR1_ADDHLD_Pos)

0x00000010

◆ FMC_BTR1_ADDHLD_1

#define FMC_BTR1_ADDHLD_1   (0x2UL << FMC_BTR1_ADDHLD_Pos)

0x00000020

◆ FMC_BTR1_ADDHLD_2

#define FMC_BTR1_ADDHLD_2   (0x4UL << FMC_BTR1_ADDHLD_Pos)

0x00000040

◆ FMC_BTR1_ADDHLD_3

#define FMC_BTR1_ADDHLD_3   (0x8UL << FMC_BTR1_ADDHLD_Pos)

0x00000080

◆ FMC_BTR1_ADDHLD_Msk

#define FMC_BTR1_ADDHLD_Msk   (0xFUL << FMC_BTR1_ADDHLD_Pos)

0x000000F0

◆ FMC_BTR1_ADDSET

#define FMC_BTR1_ADDSET   FMC_BTR1_ADDSET_Msk

ADDSET[3:0] bits (Address setup phase duration)

◆ FMC_BTR1_ADDSET_0

#define FMC_BTR1_ADDSET_0   (0x1UL << FMC_BTR1_ADDSET_Pos)

0x00000001

◆ FMC_BTR1_ADDSET_1

#define FMC_BTR1_ADDSET_1   (0x2UL << FMC_BTR1_ADDSET_Pos)

0x00000002

◆ FMC_BTR1_ADDSET_2

#define FMC_BTR1_ADDSET_2   (0x4UL << FMC_BTR1_ADDSET_Pos)

0x00000004

◆ FMC_BTR1_ADDSET_3

#define FMC_BTR1_ADDSET_3   (0x8UL << FMC_BTR1_ADDSET_Pos)

0x00000008

◆ FMC_BTR1_ADDSET_Msk

#define FMC_BTR1_ADDSET_Msk   (0xFUL << FMC_BTR1_ADDSET_Pos)

0x0000000F

◆ FMC_BTR1_BUSTURN

#define FMC_BTR1_BUSTURN   FMC_BTR1_BUSTURN_Msk

BUSTURN[3:0] bits (Bus turnaround phase duration)

◆ FMC_BTR1_BUSTURN_0

#define FMC_BTR1_BUSTURN_0   (0x1UL << FMC_BTR1_BUSTURN_Pos)

0x00010000

◆ FMC_BTR1_BUSTURN_1

#define FMC_BTR1_BUSTURN_1   (0x2UL << FMC_BTR1_BUSTURN_Pos)

0x00020000

◆ FMC_BTR1_BUSTURN_2

#define FMC_BTR1_BUSTURN_2   (0x4UL << FMC_BTR1_BUSTURN_Pos)

0x00040000

◆ FMC_BTR1_BUSTURN_3

#define FMC_BTR1_BUSTURN_3   (0x8UL << FMC_BTR1_BUSTURN_Pos)

0x00080000

◆ FMC_BTR1_BUSTURN_Msk

#define FMC_BTR1_BUSTURN_Msk   (0xFUL << FMC_BTR1_BUSTURN_Pos)

0x000F0000

◆ FMC_BTR1_CLKDIV

#define FMC_BTR1_CLKDIV   FMC_BTR1_CLKDIV_Msk

CLKDIV[3:0] bits (Clock divide ratio)

◆ FMC_BTR1_CLKDIV_0

#define FMC_BTR1_CLKDIV_0   (0x1UL << FMC_BTR1_CLKDIV_Pos)

0x00100000

◆ FMC_BTR1_CLKDIV_1

#define FMC_BTR1_CLKDIV_1   (0x2UL << FMC_BTR1_CLKDIV_Pos)

0x00200000

◆ FMC_BTR1_CLKDIV_2

#define FMC_BTR1_CLKDIV_2   (0x4UL << FMC_BTR1_CLKDIV_Pos)

0x00400000

◆ FMC_BTR1_CLKDIV_3

#define FMC_BTR1_CLKDIV_3   (0x8UL << FMC_BTR1_CLKDIV_Pos)

0x00800000

◆ FMC_BTR1_CLKDIV_Msk

#define FMC_BTR1_CLKDIV_Msk   (0xFUL << FMC_BTR1_CLKDIV_Pos)

0x00F00000

◆ FMC_BTR1_DATAST

#define FMC_BTR1_DATAST   FMC_BTR1_DATAST_Msk

DATAST [3:0] bits (Data-phase duration)

◆ FMC_BTR1_DATAST_0

#define FMC_BTR1_DATAST_0   (0x01UL << FMC_BTR1_DATAST_Pos)

0x00000100

◆ FMC_BTR1_DATAST_1

#define FMC_BTR1_DATAST_1   (0x02UL << FMC_BTR1_DATAST_Pos)

0x00000200

◆ FMC_BTR1_DATAST_2

#define FMC_BTR1_DATAST_2   (0x04UL << FMC_BTR1_DATAST_Pos)

0x00000400

◆ FMC_BTR1_DATAST_3

#define FMC_BTR1_DATAST_3   (0x08UL << FMC_BTR1_DATAST_Pos)

0x00000800

◆ FMC_BTR1_DATAST_4

#define FMC_BTR1_DATAST_4   (0x10UL << FMC_BTR1_DATAST_Pos)

0x00001000

◆ FMC_BTR1_DATAST_5

#define FMC_BTR1_DATAST_5   (0x20UL << FMC_BTR1_DATAST_Pos)

0x00002000

◆ FMC_BTR1_DATAST_6

#define FMC_BTR1_DATAST_6   (0x40UL << FMC_BTR1_DATAST_Pos)

0x00004000

◆ FMC_BTR1_DATAST_7

#define FMC_BTR1_DATAST_7   (0x80UL << FMC_BTR1_DATAST_Pos)

0x00008000

◆ FMC_BTR1_DATAST_Msk

#define FMC_BTR1_DATAST_Msk   (0xFFUL << FMC_BTR1_DATAST_Pos)

0x0000FF00

◆ FMC_BTR1_DATLAT

#define FMC_BTR1_DATLAT   FMC_BTR1_DATLAT_Msk

DATLA[3:0] bits (Data latency)

◆ FMC_BTR1_DATLAT_0

#define FMC_BTR1_DATLAT_0   (0x1UL << FMC_BTR1_DATLAT_Pos)

0x01000000

◆ FMC_BTR1_DATLAT_1

#define FMC_BTR1_DATLAT_1   (0x2UL << FMC_BTR1_DATLAT_Pos)

0x02000000

◆ FMC_BTR1_DATLAT_2

#define FMC_BTR1_DATLAT_2   (0x4UL << FMC_BTR1_DATLAT_Pos)

0x04000000

◆ FMC_BTR1_DATLAT_3

#define FMC_BTR1_DATLAT_3   (0x8UL << FMC_BTR1_DATLAT_Pos)

0x08000000

◆ FMC_BTR1_DATLAT_Msk

#define FMC_BTR1_DATLAT_Msk   (0xFUL << FMC_BTR1_DATLAT_Pos)

0x0F000000

◆ FMC_BTR2_ACCMOD

#define FMC_BTR2_ACCMOD   FMC_BTR2_ACCMOD_Msk

ACCMOD[1:0] bits (Access mode)

◆ FMC_BTR2_ACCMOD_0

#define FMC_BTR2_ACCMOD_0   (0x1UL << FMC_BTR2_ACCMOD_Pos)

0x10000000

◆ FMC_BTR2_ACCMOD_1

#define FMC_BTR2_ACCMOD_1   (0x2UL << FMC_BTR2_ACCMOD_Pos)

0x20000000

◆ FMC_BTR2_ACCMOD_Msk

#define FMC_BTR2_ACCMOD_Msk   (0x3UL << FMC_BTR2_ACCMOD_Pos)

0x30000000

◆ FMC_BTR2_ADDHLD

#define FMC_BTR2_ADDHLD   FMC_BTR2_ADDHLD_Msk

ADDHLD[3:0] bits (Address-hold phase duration)

◆ FMC_BTR2_ADDHLD_0

#define FMC_BTR2_ADDHLD_0   (0x1UL << FMC_BTR2_ADDHLD_Pos)

0x00000010

◆ FMC_BTR2_ADDHLD_1

#define FMC_BTR2_ADDHLD_1   (0x2UL << FMC_BTR2_ADDHLD_Pos)

0x00000020

◆ FMC_BTR2_ADDHLD_2

#define FMC_BTR2_ADDHLD_2   (0x4UL << FMC_BTR2_ADDHLD_Pos)

0x00000040

◆ FMC_BTR2_ADDHLD_3

#define FMC_BTR2_ADDHLD_3   (0x8UL << FMC_BTR2_ADDHLD_Pos)

0x00000080

◆ FMC_BTR2_ADDHLD_Msk

#define FMC_BTR2_ADDHLD_Msk   (0xFUL << FMC_BTR2_ADDHLD_Pos)

0x000000F0

◆ FMC_BTR2_ADDSET

#define FMC_BTR2_ADDSET   FMC_BTR2_ADDSET_Msk

ADDSET[3:0] bits (Address setup phase duration)

◆ FMC_BTR2_ADDSET_0

#define FMC_BTR2_ADDSET_0   (0x1UL << FMC_BTR2_ADDSET_Pos)

0x00000001

◆ FMC_BTR2_ADDSET_1

#define FMC_BTR2_ADDSET_1   (0x2UL << FMC_BTR2_ADDSET_Pos)

0x00000002

◆ FMC_BTR2_ADDSET_2

#define FMC_BTR2_ADDSET_2   (0x4UL << FMC_BTR2_ADDSET_Pos)

0x00000004

◆ FMC_BTR2_ADDSET_3

#define FMC_BTR2_ADDSET_3   (0x8UL << FMC_BTR2_ADDSET_Pos)

0x00000008

◆ FMC_BTR2_ADDSET_Msk

#define FMC_BTR2_ADDSET_Msk   (0xFUL << FMC_BTR2_ADDSET_Pos)

0x0000000F

◆ FMC_BTR2_BUSTURN

#define FMC_BTR2_BUSTURN   FMC_BTR2_BUSTURN_Msk

BUSTURN[3:0] bits (Bus turnaround phase duration)

◆ FMC_BTR2_BUSTURN_0

#define FMC_BTR2_BUSTURN_0   (0x1UL << FMC_BTR2_BUSTURN_Pos)

0x00010000

◆ FMC_BTR2_BUSTURN_1

#define FMC_BTR2_BUSTURN_1   (0x2UL << FMC_BTR2_BUSTURN_Pos)

0x00020000

◆ FMC_BTR2_BUSTURN_2

#define FMC_BTR2_BUSTURN_2   (0x4UL << FMC_BTR2_BUSTURN_Pos)

0x00040000

◆ FMC_BTR2_BUSTURN_3

#define FMC_BTR2_BUSTURN_3   (0x8UL << FMC_BTR2_BUSTURN_Pos)

0x00080000

◆ FMC_BTR2_BUSTURN_Msk

#define FMC_BTR2_BUSTURN_Msk   (0xFUL << FMC_BTR2_BUSTURN_Pos)

0x000F0000

◆ FMC_BTR2_CLKDIV

#define FMC_BTR2_CLKDIV   FMC_BTR2_CLKDIV_Msk

CLKDIV[3:0] bits (Clock divide ratio)

◆ FMC_BTR2_CLKDIV_0

#define FMC_BTR2_CLKDIV_0   (0x1UL << FMC_BTR2_CLKDIV_Pos)

0x00100000

◆ FMC_BTR2_CLKDIV_1

#define FMC_BTR2_CLKDIV_1   (0x2UL << FMC_BTR2_CLKDIV_Pos)

0x00200000

◆ FMC_BTR2_CLKDIV_2

#define FMC_BTR2_CLKDIV_2   (0x4UL << FMC_BTR2_CLKDIV_Pos)

0x00400000

◆ FMC_BTR2_CLKDIV_3

#define FMC_BTR2_CLKDIV_3   (0x8UL << FMC_BTR2_CLKDIV_Pos)

0x00800000

◆ FMC_BTR2_CLKDIV_Msk

#define FMC_BTR2_CLKDIV_Msk   (0xFUL << FMC_BTR2_CLKDIV_Pos)

0x00F00000

◆ FMC_BTR2_DATAST

#define FMC_BTR2_DATAST   FMC_BTR2_DATAST_Msk

DATAST [3:0] bits (Data-phase duration)

◆ FMC_BTR2_DATAST_0

#define FMC_BTR2_DATAST_0   (0x01UL << FMC_BTR2_DATAST_Pos)

0x00000100

◆ FMC_BTR2_DATAST_1

#define FMC_BTR2_DATAST_1   (0x02UL << FMC_BTR2_DATAST_Pos)

0x00000200

◆ FMC_BTR2_DATAST_2

#define FMC_BTR2_DATAST_2   (0x04UL << FMC_BTR2_DATAST_Pos)

0x00000400

◆ FMC_BTR2_DATAST_3

#define FMC_BTR2_DATAST_3   (0x08UL << FMC_BTR2_DATAST_Pos)

0x00000800

◆ FMC_BTR2_DATAST_4

#define FMC_BTR2_DATAST_4   (0x10UL << FMC_BTR2_DATAST_Pos)

0x00001000

◆ FMC_BTR2_DATAST_5

#define FMC_BTR2_DATAST_5   (0x20UL << FMC_BTR2_DATAST_Pos)

0x00002000

◆ FMC_BTR2_DATAST_6

#define FMC_BTR2_DATAST_6   (0x40UL << FMC_BTR2_DATAST_Pos)

0x00004000

◆ FMC_BTR2_DATAST_7

#define FMC_BTR2_DATAST_7   (0x80UL << FMC_BTR2_DATAST_Pos)

0x00008000

◆ FMC_BTR2_DATAST_Msk

#define FMC_BTR2_DATAST_Msk   (0xFFUL << FMC_BTR2_DATAST_Pos)

0x0000FF00

◆ FMC_BTR2_DATLAT

#define FMC_BTR2_DATLAT   FMC_BTR2_DATLAT_Msk

DATLA[3:0] bits (Data latency)

◆ FMC_BTR2_DATLAT_0

#define FMC_BTR2_DATLAT_0   (0x1UL << FMC_BTR2_DATLAT_Pos)

0x01000000

◆ FMC_BTR2_DATLAT_1

#define FMC_BTR2_DATLAT_1   (0x2UL << FMC_BTR2_DATLAT_Pos)

0x02000000

◆ FMC_BTR2_DATLAT_2

#define FMC_BTR2_DATLAT_2   (0x4UL << FMC_BTR2_DATLAT_Pos)

0x04000000

◆ FMC_BTR2_DATLAT_3

#define FMC_BTR2_DATLAT_3   (0x8UL << FMC_BTR2_DATLAT_Pos)

0x08000000

◆ FMC_BTR2_DATLAT_Msk

#define FMC_BTR2_DATLAT_Msk   (0xFUL << FMC_BTR2_DATLAT_Pos)

0x0F000000

◆ FMC_BTR3_ACCMOD

#define FMC_BTR3_ACCMOD   FMC_BTR3_ACCMOD_Msk

ACCMOD[1:0] bits (Access mode)

◆ FMC_BTR3_ACCMOD_0

#define FMC_BTR3_ACCMOD_0   (0x1UL << FMC_BTR3_ACCMOD_Pos)

0x10000000

◆ FMC_BTR3_ACCMOD_1

#define FMC_BTR3_ACCMOD_1   (0x2UL << FMC_BTR3_ACCMOD_Pos)

0x20000000

◆ FMC_BTR3_ACCMOD_Msk

#define FMC_BTR3_ACCMOD_Msk   (0x3UL << FMC_BTR3_ACCMOD_Pos)

0x30000000

◆ FMC_BTR3_ADDHLD

#define FMC_BTR3_ADDHLD   FMC_BTR3_ADDHLD_Msk

ADDHLD[3:0] bits (Address-hold phase duration)

◆ FMC_BTR3_ADDHLD_0

#define FMC_BTR3_ADDHLD_0   (0x1UL << FMC_BTR3_ADDHLD_Pos)

0x00000010

◆ FMC_BTR3_ADDHLD_1

#define FMC_BTR3_ADDHLD_1   (0x2UL << FMC_BTR3_ADDHLD_Pos)

0x00000020

◆ FMC_BTR3_ADDHLD_2

#define FMC_BTR3_ADDHLD_2   (0x4UL << FMC_BTR3_ADDHLD_Pos)

0x00000040

◆ FMC_BTR3_ADDHLD_3

#define FMC_BTR3_ADDHLD_3   (0x8UL << FMC_BTR3_ADDHLD_Pos)

0x00000080

◆ FMC_BTR3_ADDHLD_Msk

#define FMC_BTR3_ADDHLD_Msk   (0xFUL << FMC_BTR3_ADDHLD_Pos)

0x000000F0

◆ FMC_BTR3_ADDSET

#define FMC_BTR3_ADDSET   FMC_BTR3_ADDSET_Msk

ADDSET[3:0] bits (Address setup phase duration)

◆ FMC_BTR3_ADDSET_0

#define FMC_BTR3_ADDSET_0   (0x1UL << FMC_BTR3_ADDSET_Pos)

0x00000001

◆ FMC_BTR3_ADDSET_1

#define FMC_BTR3_ADDSET_1   (0x2UL << FMC_BTR3_ADDSET_Pos)

0x00000002

◆ FMC_BTR3_ADDSET_2

#define FMC_BTR3_ADDSET_2   (0x4UL << FMC_BTR3_ADDSET_Pos)

0x00000004

◆ FMC_BTR3_ADDSET_3

#define FMC_BTR3_ADDSET_3   (0x8UL << FMC_BTR3_ADDSET_Pos)

0x00000008

◆ FMC_BTR3_ADDSET_Msk

#define FMC_BTR3_ADDSET_Msk   (0xFUL << FMC_BTR3_ADDSET_Pos)

0x0000000F

◆ FMC_BTR3_BUSTURN

#define FMC_BTR3_BUSTURN   FMC_BTR3_BUSTURN_Msk

BUSTURN[3:0] bits (Bus turnaround phase duration)

◆ FMC_BTR3_BUSTURN_0

#define FMC_BTR3_BUSTURN_0   (0x1UL << FMC_BTR3_BUSTURN_Pos)

0x00010000

◆ FMC_BTR3_BUSTURN_1

#define FMC_BTR3_BUSTURN_1   (0x2UL << FMC_BTR3_BUSTURN_Pos)

0x00020000

◆ FMC_BTR3_BUSTURN_2

#define FMC_BTR3_BUSTURN_2   (0x4UL << FMC_BTR3_BUSTURN_Pos)

0x00040000

◆ FMC_BTR3_BUSTURN_3

#define FMC_BTR3_BUSTURN_3   (0x8UL << FMC_BTR3_BUSTURN_Pos)

0x00080000

◆ FMC_BTR3_BUSTURN_Msk

#define FMC_BTR3_BUSTURN_Msk   (0xFUL << FMC_BTR3_BUSTURN_Pos)

0x000F0000

◆ FMC_BTR3_CLKDIV

#define FMC_BTR3_CLKDIV   FMC_BTR3_CLKDIV_Msk

CLKDIV[3:0] bits (Clock divide ratio)

◆ FMC_BTR3_CLKDIV_0

#define FMC_BTR3_CLKDIV_0   (0x1UL << FMC_BTR3_CLKDIV_Pos)

0x00100000

◆ FMC_BTR3_CLKDIV_1

#define FMC_BTR3_CLKDIV_1   (0x2UL << FMC_BTR3_CLKDIV_Pos)

0x00200000

◆ FMC_BTR3_CLKDIV_2

#define FMC_BTR3_CLKDIV_2   (0x4UL << FMC_BTR3_CLKDIV_Pos)

0x00400000

◆ FMC_BTR3_CLKDIV_3

#define FMC_BTR3_CLKDIV_3   (0x8UL << FMC_BTR3_CLKDIV_Pos)

0x00800000

◆ FMC_BTR3_CLKDIV_Msk

#define FMC_BTR3_CLKDIV_Msk   (0xFUL << FMC_BTR3_CLKDIV_Pos)

0x00F00000

◆ FMC_BTR3_DATAST

#define FMC_BTR3_DATAST   FMC_BTR3_DATAST_Msk

DATAST [3:0] bits (Data-phase duration)

◆ FMC_BTR3_DATAST_0

#define FMC_BTR3_DATAST_0   (0x01UL << FMC_BTR3_DATAST_Pos)

0x00000100

◆ FMC_BTR3_DATAST_1

#define FMC_BTR3_DATAST_1   (0x02UL << FMC_BTR3_DATAST_Pos)

0x00000200

◆ FMC_BTR3_DATAST_2

#define FMC_BTR3_DATAST_2   (0x04UL << FMC_BTR3_DATAST_Pos)

0x00000400

◆ FMC_BTR3_DATAST_3

#define FMC_BTR3_DATAST_3   (0x08UL << FMC_BTR3_DATAST_Pos)

0x00000800

◆ FMC_BTR3_DATAST_4

#define FMC_BTR3_DATAST_4   (0x10UL << FMC_BTR3_DATAST_Pos)

0x00001000

◆ FMC_BTR3_DATAST_5

#define FMC_BTR3_DATAST_5   (0x20UL << FMC_BTR3_DATAST_Pos)

0x00002000

◆ FMC_BTR3_DATAST_6

#define FMC_BTR3_DATAST_6   (0x40UL << FMC_BTR3_DATAST_Pos)

0x00004000

◆ FMC_BTR3_DATAST_7

#define FMC_BTR3_DATAST_7   (0x80UL << FMC_BTR3_DATAST_Pos)

0x00008000

◆ FMC_BTR3_DATAST_Msk

#define FMC_BTR3_DATAST_Msk   (0xFFUL << FMC_BTR3_DATAST_Pos)

0x0000FF00

◆ FMC_BTR3_DATLAT

#define FMC_BTR3_DATLAT   FMC_BTR3_DATLAT_Msk

DATLA[3:0] bits (Data latency)

◆ FMC_BTR3_DATLAT_0

#define FMC_BTR3_DATLAT_0   (0x1UL << FMC_BTR3_DATLAT_Pos)

0x01000000

◆ FMC_BTR3_DATLAT_1

#define FMC_BTR3_DATLAT_1   (0x2UL << FMC_BTR3_DATLAT_Pos)

0x02000000

◆ FMC_BTR3_DATLAT_2

#define FMC_BTR3_DATLAT_2   (0x4UL << FMC_BTR3_DATLAT_Pos)

0x04000000

◆ FMC_BTR3_DATLAT_3

#define FMC_BTR3_DATLAT_3   (0x8UL << FMC_BTR3_DATLAT_Pos)

0x08000000

◆ FMC_BTR3_DATLAT_Msk

#define FMC_BTR3_DATLAT_Msk   (0xFUL << FMC_BTR3_DATLAT_Pos)

0x0F000000

◆ FMC_BTR4_ACCMOD

#define FMC_BTR4_ACCMOD   FMC_BTR4_ACCMOD_Msk

ACCMOD[1:0] bits (Access mode)

◆ FMC_BTR4_ACCMOD_0

#define FMC_BTR4_ACCMOD_0   (0x1UL << FMC_BTR4_ACCMOD_Pos)

0x10000000

◆ FMC_BTR4_ACCMOD_1

#define FMC_BTR4_ACCMOD_1   (0x2UL << FMC_BTR4_ACCMOD_Pos)

0x20000000

◆ FMC_BTR4_ACCMOD_Msk

#define FMC_BTR4_ACCMOD_Msk   (0x3UL << FMC_BTR4_ACCMOD_Pos)

0x30000000

◆ FMC_BTR4_ADDHLD

#define FMC_BTR4_ADDHLD   FMC_BTR4_ADDHLD_Msk

ADDHLD[3:0] bits (Address-hold phase duration)

◆ FMC_BTR4_ADDHLD_0

#define FMC_BTR4_ADDHLD_0   (0x1UL << FMC_BTR4_ADDHLD_Pos)

0x00000010

◆ FMC_BTR4_ADDHLD_1

#define FMC_BTR4_ADDHLD_1   (0x2UL << FMC_BTR4_ADDHLD_Pos)

0x00000020

◆ FMC_BTR4_ADDHLD_2

#define FMC_BTR4_ADDHLD_2   (0x4UL << FMC_BTR4_ADDHLD_Pos)

0x00000040

◆ FMC_BTR4_ADDHLD_3

#define FMC_BTR4_ADDHLD_3   (0x8UL << FMC_BTR4_ADDHLD_Pos)

0x00000080

◆ FMC_BTR4_ADDHLD_Msk

#define FMC_BTR4_ADDHLD_Msk   (0xFUL << FMC_BTR4_ADDHLD_Pos)

0x000000F0

◆ FMC_BTR4_ADDSET

#define FMC_BTR4_ADDSET   FMC_BTR4_ADDSET_Msk

ADDSET[3:0] bits (Address setup phase duration)

◆ FMC_BTR4_ADDSET_0

#define FMC_BTR4_ADDSET_0   (0x1UL << FMC_BTR4_ADDSET_Pos)

0x00000001

◆ FMC_BTR4_ADDSET_1

#define FMC_BTR4_ADDSET_1   (0x2UL << FMC_BTR4_ADDSET_Pos)

0x00000002

◆ FMC_BTR4_ADDSET_2

#define FMC_BTR4_ADDSET_2   (0x4UL << FMC_BTR4_ADDSET_Pos)

0x00000004

◆ FMC_BTR4_ADDSET_3

#define FMC_BTR4_ADDSET_3   (0x8UL << FMC_BTR4_ADDSET_Pos)

0x00000008

◆ FMC_BTR4_ADDSET_Msk

#define FMC_BTR4_ADDSET_Msk   (0xFUL << FMC_BTR4_ADDSET_Pos)

0x0000000F

◆ FMC_BTR4_BUSTURN

#define FMC_BTR4_BUSTURN   FMC_BTR4_BUSTURN_Msk

BUSTURN[3:0] bits (Bus turnaround phase duration)

◆ FMC_BTR4_BUSTURN_0

#define FMC_BTR4_BUSTURN_0   (0x1UL << FMC_BTR4_BUSTURN_Pos)

0x00010000

◆ FMC_BTR4_BUSTURN_1

#define FMC_BTR4_BUSTURN_1   (0x2UL << FMC_BTR4_BUSTURN_Pos)

0x00020000

◆ FMC_BTR4_BUSTURN_2

#define FMC_BTR4_BUSTURN_2   (0x4UL << FMC_BTR4_BUSTURN_Pos)

0x00040000

◆ FMC_BTR4_BUSTURN_3

#define FMC_BTR4_BUSTURN_3   (0x8UL << FMC_BTR4_BUSTURN_Pos)

0x00080000

◆ FMC_BTR4_BUSTURN_Msk

#define FMC_BTR4_BUSTURN_Msk   (0xFUL << FMC_BTR4_BUSTURN_Pos)

0x000F0000

◆ FMC_BTR4_CLKDIV

#define FMC_BTR4_CLKDIV   FMC_BTR4_CLKDIV_Msk

CLKDIV[3:0] bits (Clock divide ratio)

◆ FMC_BTR4_CLKDIV_0

#define FMC_BTR4_CLKDIV_0   (0x1UL << FMC_BTR4_CLKDIV_Pos)

0x00100000

◆ FMC_BTR4_CLKDIV_1

#define FMC_BTR4_CLKDIV_1   (0x2UL << FMC_BTR4_CLKDIV_Pos)

0x00200000

◆ FMC_BTR4_CLKDIV_2

#define FMC_BTR4_CLKDIV_2   (0x4UL << FMC_BTR4_CLKDIV_Pos)

0x00400000

◆ FMC_BTR4_CLKDIV_3

#define FMC_BTR4_CLKDIV_3   (0x8UL << FMC_BTR4_CLKDIV_Pos)

0x00800000

◆ FMC_BTR4_CLKDIV_Msk

#define FMC_BTR4_CLKDIV_Msk   (0xFUL << FMC_BTR4_CLKDIV_Pos)

0x00F00000

◆ FMC_BTR4_DATAST

#define FMC_BTR4_DATAST   FMC_BTR4_DATAST_Msk

DATAST [3:0] bits (Data-phase duration)

◆ FMC_BTR4_DATAST_0

#define FMC_BTR4_DATAST_0   (0x01UL << FMC_BTR4_DATAST_Pos)

0x00000100

◆ FMC_BTR4_DATAST_1

#define FMC_BTR4_DATAST_1   (0x02UL << FMC_BTR4_DATAST_Pos)

0x00000200

◆ FMC_BTR4_DATAST_2

#define FMC_BTR4_DATAST_2   (0x04UL << FMC_BTR4_DATAST_Pos)

0x00000400

◆ FMC_BTR4_DATAST_3

#define FMC_BTR4_DATAST_3   (0x08UL << FMC_BTR4_DATAST_Pos)

0x00000800

◆ FMC_BTR4_DATAST_4

#define FMC_BTR4_DATAST_4   (0x10UL << FMC_BTR4_DATAST_Pos)

0x00001000

◆ FMC_BTR4_DATAST_5

#define FMC_BTR4_DATAST_5   (0x20UL << FMC_BTR4_DATAST_Pos)

0x00002000

◆ FMC_BTR4_DATAST_6

#define FMC_BTR4_DATAST_6   (0x40UL << FMC_BTR4_DATAST_Pos)

0x00004000

◆ FMC_BTR4_DATAST_7

#define FMC_BTR4_DATAST_7   (0x80UL << FMC_BTR4_DATAST_Pos)

0x00008000

◆ FMC_BTR4_DATAST_Msk

#define FMC_BTR4_DATAST_Msk   (0xFFUL << FMC_BTR4_DATAST_Pos)

0x0000FF00

◆ FMC_BTR4_DATLAT

#define FMC_BTR4_DATLAT   FMC_BTR4_DATLAT_Msk

DATLA[3:0] bits (Data latency)

◆ FMC_BTR4_DATLAT_0

#define FMC_BTR4_DATLAT_0   (0x1UL << FMC_BTR4_DATLAT_Pos)

0x01000000

◆ FMC_BTR4_DATLAT_1

#define FMC_BTR4_DATLAT_1   (0x2UL << FMC_BTR4_DATLAT_Pos)

0x02000000

◆ FMC_BTR4_DATLAT_2

#define FMC_BTR4_DATLAT_2   (0x4UL << FMC_BTR4_DATLAT_Pos)

0x04000000

◆ FMC_BTR4_DATLAT_3

#define FMC_BTR4_DATLAT_3   (0x8UL << FMC_BTR4_DATLAT_Pos)

0x08000000

◆ FMC_BTR4_DATLAT_Msk

#define FMC_BTR4_DATLAT_Msk   (0xFUL << FMC_BTR4_DATLAT_Pos)

0x0F000000

◆ FMC_BWTR1_ACCMOD

#define FMC_BWTR1_ACCMOD   FMC_BWTR1_ACCMOD_Msk

ACCMOD[1:0] bits (Access mode)

◆ FMC_BWTR1_ACCMOD_0

#define FMC_BWTR1_ACCMOD_0   (0x1UL << FMC_BWTR1_ACCMOD_Pos)

0x10000000

◆ FMC_BWTR1_ACCMOD_1

#define FMC_BWTR1_ACCMOD_1   (0x2UL << FMC_BWTR1_ACCMOD_Pos)

0x20000000

◆ FMC_BWTR1_ACCMOD_Msk

#define FMC_BWTR1_ACCMOD_Msk   (0x3UL << FMC_BWTR1_ACCMOD_Pos)

0x30000000

◆ FMC_BWTR1_ADDHLD

#define FMC_BWTR1_ADDHLD   FMC_BWTR1_ADDHLD_Msk

ADDHLD[3:0] bits (Address-hold phase duration)

◆ FMC_BWTR1_ADDHLD_0

#define FMC_BWTR1_ADDHLD_0   (0x1UL << FMC_BWTR1_ADDHLD_Pos)

0x00000010

◆ FMC_BWTR1_ADDHLD_1

#define FMC_BWTR1_ADDHLD_1   (0x2UL << FMC_BWTR1_ADDHLD_Pos)

0x00000020

◆ FMC_BWTR1_ADDHLD_2

#define FMC_BWTR1_ADDHLD_2   (0x4UL << FMC_BWTR1_ADDHLD_Pos)

0x00000040

◆ FMC_BWTR1_ADDHLD_3

#define FMC_BWTR1_ADDHLD_3   (0x8UL << FMC_BWTR1_ADDHLD_Pos)

0x00000080

◆ FMC_BWTR1_ADDHLD_Msk

#define FMC_BWTR1_ADDHLD_Msk   (0xFUL << FMC_BWTR1_ADDHLD_Pos)

0x000000F0

◆ FMC_BWTR1_ADDSET

#define FMC_BWTR1_ADDSET   FMC_BWTR1_ADDSET_Msk

ADDSET[3:0] bits (Address setup phase duration)

◆ FMC_BWTR1_ADDSET_0

#define FMC_BWTR1_ADDSET_0   (0x1UL << FMC_BWTR1_ADDSET_Pos)

0x00000001

◆ FMC_BWTR1_ADDSET_1

#define FMC_BWTR1_ADDSET_1   (0x2UL << FMC_BWTR1_ADDSET_Pos)

0x00000002

◆ FMC_BWTR1_ADDSET_2

#define FMC_BWTR1_ADDSET_2   (0x4UL << FMC_BWTR1_ADDSET_Pos)

0x00000004

◆ FMC_BWTR1_ADDSET_3

#define FMC_BWTR1_ADDSET_3   (0x8UL << FMC_BWTR1_ADDSET_Pos)

0x00000008

◆ FMC_BWTR1_ADDSET_Msk

#define FMC_BWTR1_ADDSET_Msk   (0xFUL << FMC_BWTR1_ADDSET_Pos)

0x0000000F

◆ FMC_BWTR1_BUSTURN

#define FMC_BWTR1_BUSTURN   FMC_BWTR1_BUSTURN_Msk

BUSTURN[3:0] bits (Bus turnaround phase duration)

◆ FMC_BWTR1_BUSTURN_0

#define FMC_BWTR1_BUSTURN_0   (0x1UL << FMC_BWTR1_BUSTURN_Pos)

0x00010000

◆ FMC_BWTR1_BUSTURN_1

#define FMC_BWTR1_BUSTURN_1   (0x2UL << FMC_BWTR1_BUSTURN_Pos)

0x00020000

◆ FMC_BWTR1_BUSTURN_2

#define FMC_BWTR1_BUSTURN_2   (0x4UL << FMC_BWTR1_BUSTURN_Pos)

0x00040000

◆ FMC_BWTR1_BUSTURN_3

#define FMC_BWTR1_BUSTURN_3   (0x8UL << FMC_BWTR1_BUSTURN_Pos)

0x00080000

◆ FMC_BWTR1_BUSTURN_Msk

#define FMC_BWTR1_BUSTURN_Msk   (0xFUL << FMC_BWTR1_BUSTURN_Pos)

0x000F0000

◆ FMC_BWTR1_DATAST

#define FMC_BWTR1_DATAST   FMC_BWTR1_DATAST_Msk

DATAST [3:0] bits (Data-phase duration)

◆ FMC_BWTR1_DATAST_0

#define FMC_BWTR1_DATAST_0   (0x01UL << FMC_BWTR1_DATAST_Pos)

0x00000100

◆ FMC_BWTR1_DATAST_1

#define FMC_BWTR1_DATAST_1   (0x02UL << FMC_BWTR1_DATAST_Pos)

0x00000200

◆ FMC_BWTR1_DATAST_2

#define FMC_BWTR1_DATAST_2   (0x04UL << FMC_BWTR1_DATAST_Pos)

0x00000400

◆ FMC_BWTR1_DATAST_3

#define FMC_BWTR1_DATAST_3   (0x08UL << FMC_BWTR1_DATAST_Pos)

0x00000800

◆ FMC_BWTR1_DATAST_4

#define FMC_BWTR1_DATAST_4   (0x10UL << FMC_BWTR1_DATAST_Pos)

0x00001000

◆ FMC_BWTR1_DATAST_5

#define FMC_BWTR1_DATAST_5   (0x20UL << FMC_BWTR1_DATAST_Pos)

0x00002000

◆ FMC_BWTR1_DATAST_6

#define FMC_BWTR1_DATAST_6   (0x40UL << FMC_BWTR1_DATAST_Pos)

0x00004000

◆ FMC_BWTR1_DATAST_7

#define FMC_BWTR1_DATAST_7   (0x80UL << FMC_BWTR1_DATAST_Pos)

0x00008000

◆ FMC_BWTR1_DATAST_Msk

#define FMC_BWTR1_DATAST_Msk   (0xFFUL << FMC_BWTR1_DATAST_Pos)

0x0000FF00

◆ FMC_BWTR2_ACCMOD

#define FMC_BWTR2_ACCMOD   FMC_BWTR2_ACCMOD_Msk

ACCMOD[1:0] bits (Access mode)

◆ FMC_BWTR2_ACCMOD_0

#define FMC_BWTR2_ACCMOD_0   (0x1UL << FMC_BWTR2_ACCMOD_Pos)

0x10000000

◆ FMC_BWTR2_ACCMOD_1

#define FMC_BWTR2_ACCMOD_1   (0x2UL << FMC_BWTR2_ACCMOD_Pos)

0x20000000

◆ FMC_BWTR2_ACCMOD_Msk

#define FMC_BWTR2_ACCMOD_Msk   (0x3UL << FMC_BWTR2_ACCMOD_Pos)

0x30000000

◆ FMC_BWTR2_ADDHLD

#define FMC_BWTR2_ADDHLD   FMC_BWTR2_ADDHLD_Msk

ADDHLD[3:0] bits (Address-hold phase duration)

◆ FMC_BWTR2_ADDHLD_0

#define FMC_BWTR2_ADDHLD_0   (0x1UL << FMC_BWTR2_ADDHLD_Pos)

0x00000010

◆ FMC_BWTR2_ADDHLD_1

#define FMC_BWTR2_ADDHLD_1   (0x2UL << FMC_BWTR2_ADDHLD_Pos)

0x00000020

◆ FMC_BWTR2_ADDHLD_2

#define FMC_BWTR2_ADDHLD_2   (0x4UL << FMC_BWTR2_ADDHLD_Pos)

0x00000040

◆ FMC_BWTR2_ADDHLD_3

#define FMC_BWTR2_ADDHLD_3   (0x8UL << FMC_BWTR2_ADDHLD_Pos)

0x00000080

◆ FMC_BWTR2_ADDHLD_Msk

#define FMC_BWTR2_ADDHLD_Msk   (0xFUL << FMC_BWTR2_ADDHLD_Pos)

0x000000F0

◆ FMC_BWTR2_ADDSET

#define FMC_BWTR2_ADDSET   FMC_BWTR2_ADDSET_Msk

ADDSET[3:0] bits (Address setup phase duration)

◆ FMC_BWTR2_ADDSET_0

#define FMC_BWTR2_ADDSET_0   (0x1UL << FMC_BWTR2_ADDSET_Pos)

0x00000001

◆ FMC_BWTR2_ADDSET_1

#define FMC_BWTR2_ADDSET_1   (0x2UL << FMC_BWTR2_ADDSET_Pos)

0x00000002

◆ FMC_BWTR2_ADDSET_2

#define FMC_BWTR2_ADDSET_2   (0x4UL << FMC_BWTR2_ADDSET_Pos)

0x00000004

◆ FMC_BWTR2_ADDSET_3

#define FMC_BWTR2_ADDSET_3   (0x8UL << FMC_BWTR2_ADDSET_Pos)

0x00000008

◆ FMC_BWTR2_ADDSET_Msk

#define FMC_BWTR2_ADDSET_Msk   (0xFUL << FMC_BWTR2_ADDSET_Pos)

0x0000000F

◆ FMC_BWTR2_BUSTURN

#define FMC_BWTR2_BUSTURN   FMC_BWTR2_BUSTURN_Msk

BUSTURN[3:0] bits (Bus turnaround phase duration)

◆ FMC_BWTR2_BUSTURN_0

#define FMC_BWTR2_BUSTURN_0   (0x1UL << FMC_BWTR2_BUSTURN_Pos)

0x00010000

◆ FMC_BWTR2_BUSTURN_1

#define FMC_BWTR2_BUSTURN_1   (0x2UL << FMC_BWTR2_BUSTURN_Pos)

0x00020000

◆ FMC_BWTR2_BUSTURN_2

#define FMC_BWTR2_BUSTURN_2   (0x4UL << FMC_BWTR2_BUSTURN_Pos)

0x00040000

◆ FMC_BWTR2_BUSTURN_3

#define FMC_BWTR2_BUSTURN_3   (0x8UL << FMC_BWTR2_BUSTURN_Pos)

0x00080000

◆ FMC_BWTR2_BUSTURN_Msk

#define FMC_BWTR2_BUSTURN_Msk   (0xFUL << FMC_BWTR2_BUSTURN_Pos)

0x000F0000

◆ FMC_BWTR2_DATAST

#define FMC_BWTR2_DATAST   FMC_BWTR2_DATAST_Msk

DATAST [3:0] bits (Data-phase duration)

◆ FMC_BWTR2_DATAST_0

#define FMC_BWTR2_DATAST_0   (0x01UL << FMC_BWTR2_DATAST_Pos)

0x00000100

◆ FMC_BWTR2_DATAST_1

#define FMC_BWTR2_DATAST_1   (0x02UL << FMC_BWTR2_DATAST_Pos)

0x00000200

◆ FMC_BWTR2_DATAST_2

#define FMC_BWTR2_DATAST_2   (0x04UL << FMC_BWTR2_DATAST_Pos)

0x00000400

◆ FMC_BWTR2_DATAST_3

#define FMC_BWTR2_DATAST_3   (0x08UL << FMC_BWTR2_DATAST_Pos)

0x00000800

◆ FMC_BWTR2_DATAST_4

#define FMC_BWTR2_DATAST_4   (0x10UL << FMC_BWTR2_DATAST_Pos)

0x00001000

◆ FMC_BWTR2_DATAST_5

#define FMC_BWTR2_DATAST_5   (0x20UL << FMC_BWTR2_DATAST_Pos)

0x00002000

◆ FMC_BWTR2_DATAST_6

#define FMC_BWTR2_DATAST_6   (0x40UL << FMC_BWTR2_DATAST_Pos)

0x00004000

◆ FMC_BWTR2_DATAST_7

#define FMC_BWTR2_DATAST_7   (0x80UL << FMC_BWTR2_DATAST_Pos)

0x00008000

◆ FMC_BWTR2_DATAST_Msk

#define FMC_BWTR2_DATAST_Msk   (0xFFUL << FMC_BWTR2_DATAST_Pos)

0x0000FF00

◆ FMC_BWTR3_ACCMOD

#define FMC_BWTR3_ACCMOD   FMC_BWTR3_ACCMOD_Msk

ACCMOD[1:0] bits (Access mode)

◆ FMC_BWTR3_ACCMOD_0

#define FMC_BWTR3_ACCMOD_0   (0x1UL << FMC_BWTR3_ACCMOD_Pos)

0x10000000

◆ FMC_BWTR3_ACCMOD_1

#define FMC_BWTR3_ACCMOD_1   (0x2UL << FMC_BWTR3_ACCMOD_Pos)

0x20000000

◆ FMC_BWTR3_ACCMOD_Msk

#define FMC_BWTR3_ACCMOD_Msk   (0x3UL << FMC_BWTR3_ACCMOD_Pos)

0x30000000

◆ FMC_BWTR3_ADDHLD

#define FMC_BWTR3_ADDHLD   FMC_BWTR3_ADDHLD_Msk

ADDHLD[3:0] bits (Address-hold phase duration)

◆ FMC_BWTR3_ADDHLD_0

#define FMC_BWTR3_ADDHLD_0   (0x1UL << FMC_BWTR3_ADDHLD_Pos)

0x00000010

◆ FMC_BWTR3_ADDHLD_1

#define FMC_BWTR3_ADDHLD_1   (0x2UL << FMC_BWTR3_ADDHLD_Pos)

0x00000020

◆ FMC_BWTR3_ADDHLD_2

#define FMC_BWTR3_ADDHLD_2   (0x4UL << FMC_BWTR3_ADDHLD_Pos)

0x00000040

◆ FMC_BWTR3_ADDHLD_3

#define FMC_BWTR3_ADDHLD_3   (0x8UL << FMC_BWTR3_ADDHLD_Pos)

0x00000080

◆ FMC_BWTR3_ADDHLD_Msk

#define FMC_BWTR3_ADDHLD_Msk   (0xFUL << FMC_BWTR3_ADDHLD_Pos)

0x000000F0

◆ FMC_BWTR3_ADDSET

#define FMC_BWTR3_ADDSET   FMC_BWTR3_ADDSET_Msk

ADDSET[3:0] bits (Address setup phase duration)

◆ FMC_BWTR3_ADDSET_0

#define FMC_BWTR3_ADDSET_0   (0x1UL << FMC_BWTR3_ADDSET_Pos)

0x00000001

◆ FMC_BWTR3_ADDSET_1

#define FMC_BWTR3_ADDSET_1   (0x2UL << FMC_BWTR3_ADDSET_Pos)

0x00000002

◆ FMC_BWTR3_ADDSET_2

#define FMC_BWTR3_ADDSET_2   (0x4UL << FMC_BWTR3_ADDSET_Pos)

0x00000004

◆ FMC_BWTR3_ADDSET_3

#define FMC_BWTR3_ADDSET_3   (0x8UL << FMC_BWTR3_ADDSET_Pos)

0x00000008

◆ FMC_BWTR3_ADDSET_Msk

#define FMC_BWTR3_ADDSET_Msk   (0xFUL << FMC_BWTR3_ADDSET_Pos)

0x0000000F

◆ FMC_BWTR3_BUSTURN

#define FMC_BWTR3_BUSTURN   FMC_BWTR3_BUSTURN_Msk

BUSTURN[3:0] bits (Bus turnaround phase duration)

◆ FMC_BWTR3_BUSTURN_0

#define FMC_BWTR3_BUSTURN_0   (0x1UL << FMC_BWTR3_BUSTURN_Pos)

0x00010000

◆ FMC_BWTR3_BUSTURN_1

#define FMC_BWTR3_BUSTURN_1   (0x2UL << FMC_BWTR3_BUSTURN_Pos)

0x00020000

◆ FMC_BWTR3_BUSTURN_2

#define FMC_BWTR3_BUSTURN_2   (0x4UL << FMC_BWTR3_BUSTURN_Pos)

0x00040000

◆ FMC_BWTR3_BUSTURN_3

#define FMC_BWTR3_BUSTURN_3   (0x8UL << FMC_BWTR3_BUSTURN_Pos)

0x00080000

◆ FMC_BWTR3_BUSTURN_Msk

#define FMC_BWTR3_BUSTURN_Msk   (0xFUL << FMC_BWTR3_BUSTURN_Pos)

0x000F0000

◆ FMC_BWTR3_DATAST

#define FMC_BWTR3_DATAST   FMC_BWTR3_DATAST_Msk

DATAST [3:0] bits (Data-phase duration)

◆ FMC_BWTR3_DATAST_0

#define FMC_BWTR3_DATAST_0   (0x01UL << FMC_BWTR3_DATAST_Pos)

0x00000100

◆ FMC_BWTR3_DATAST_1

#define FMC_BWTR3_DATAST_1   (0x02UL << FMC_BWTR3_DATAST_Pos)

0x00000200

◆ FMC_BWTR3_DATAST_2

#define FMC_BWTR3_DATAST_2   (0x04UL << FMC_BWTR3_DATAST_Pos)

0x00000400

◆ FMC_BWTR3_DATAST_3

#define FMC_BWTR3_DATAST_3   (0x08UL << FMC_BWTR3_DATAST_Pos)

0x00000800

◆ FMC_BWTR3_DATAST_4

#define FMC_BWTR3_DATAST_4   (0x10UL << FMC_BWTR3_DATAST_Pos)

0x00001000

◆ FMC_BWTR3_DATAST_5

#define FMC_BWTR3_DATAST_5   (0x20UL << FMC_BWTR3_DATAST_Pos)

0x00002000

◆ FMC_BWTR3_DATAST_6

#define FMC_BWTR3_DATAST_6   (0x40UL << FMC_BWTR3_DATAST_Pos)

0x00004000

◆ FMC_BWTR3_DATAST_7

#define FMC_BWTR3_DATAST_7   (0x80UL << FMC_BWTR3_DATAST_Pos)

0x00008000

◆ FMC_BWTR3_DATAST_Msk

#define FMC_BWTR3_DATAST_Msk   (0xFFUL << FMC_BWTR3_DATAST_Pos)

0x0000FF00

◆ FMC_BWTR4_ACCMOD

#define FMC_BWTR4_ACCMOD   FMC_BWTR4_ACCMOD_Msk

ACCMOD[1:0] bits (Access mode)

◆ FMC_BWTR4_ACCMOD_0

#define FMC_BWTR4_ACCMOD_0   (0x1UL << FMC_BWTR4_ACCMOD_Pos)

0x10000000

◆ FMC_BWTR4_ACCMOD_1

#define FMC_BWTR4_ACCMOD_1   (0x2UL << FMC_BWTR4_ACCMOD_Pos)

0x20000000

◆ FMC_BWTR4_ACCMOD_Msk

#define FMC_BWTR4_ACCMOD_Msk   (0x3UL << FMC_BWTR4_ACCMOD_Pos)

0x30000000

◆ FMC_BWTR4_ADDHLD

#define FMC_BWTR4_ADDHLD   FMC_BWTR4_ADDHLD_Msk

ADDHLD[3:0] bits (Address-hold phase duration)

◆ FMC_BWTR4_ADDHLD_0

#define FMC_BWTR4_ADDHLD_0   (0x1UL << FMC_BWTR4_ADDHLD_Pos)

0x00000010

◆ FMC_BWTR4_ADDHLD_1

#define FMC_BWTR4_ADDHLD_1   (0x2UL << FMC_BWTR4_ADDHLD_Pos)

0x00000020

◆ FMC_BWTR4_ADDHLD_2

#define FMC_BWTR4_ADDHLD_2   (0x4UL << FMC_BWTR4_ADDHLD_Pos)

0x00000040

◆ FMC_BWTR4_ADDHLD_3

#define FMC_BWTR4_ADDHLD_3   (0x8UL << FMC_BWTR4_ADDHLD_Pos)

0x00000080

◆ FMC_BWTR4_ADDHLD_Msk

#define FMC_BWTR4_ADDHLD_Msk   (0xFUL << FMC_BWTR4_ADDHLD_Pos)

0x000000F0

◆ FMC_BWTR4_ADDSET

#define FMC_BWTR4_ADDSET   FMC_BWTR4_ADDSET_Msk

ADDSET[3:0] bits (Address setup phase duration)

◆ FMC_BWTR4_ADDSET_0

#define FMC_BWTR4_ADDSET_0   (0x1UL << FMC_BWTR4_ADDSET_Pos)

0x00000001

◆ FMC_BWTR4_ADDSET_1

#define FMC_BWTR4_ADDSET_1   (0x2UL << FMC_BWTR4_ADDSET_Pos)

0x00000002

◆ FMC_BWTR4_ADDSET_2

#define FMC_BWTR4_ADDSET_2   (0x4UL << FMC_BWTR4_ADDSET_Pos)

0x00000004

◆ FMC_BWTR4_ADDSET_3

#define FMC_BWTR4_ADDSET_3   (0x8UL << FMC_BWTR4_ADDSET_Pos)

0x00000008

◆ FMC_BWTR4_ADDSET_Msk

#define FMC_BWTR4_ADDSET_Msk   (0xFUL << FMC_BWTR4_ADDSET_Pos)

0x0000000F

◆ FMC_BWTR4_BUSTURN

#define FMC_BWTR4_BUSTURN   FMC_BWTR4_BUSTURN_Msk

BUSTURN[3:0] bits (Bus turnaround phase duration)

◆ FMC_BWTR4_BUSTURN_0

#define FMC_BWTR4_BUSTURN_0   (0x1UL << FMC_BWTR4_BUSTURN_Pos)

0x00010000

◆ FMC_BWTR4_BUSTURN_1

#define FMC_BWTR4_BUSTURN_1   (0x2UL << FMC_BWTR4_BUSTURN_Pos)

0x00020000

◆ FMC_BWTR4_BUSTURN_2

#define FMC_BWTR4_BUSTURN_2   (0x4UL << FMC_BWTR4_BUSTURN_Pos)

0x00040000

◆ FMC_BWTR4_BUSTURN_3

#define FMC_BWTR4_BUSTURN_3   (0x8UL << FMC_BWTR4_BUSTURN_Pos)

0x00080000

◆ FMC_BWTR4_BUSTURN_Msk

#define FMC_BWTR4_BUSTURN_Msk   (0xFUL << FMC_BWTR4_BUSTURN_Pos)

0x000F0000

◆ FMC_BWTR4_DATAST

#define FMC_BWTR4_DATAST   FMC_BWTR4_DATAST_Msk

DATAST [3:0] bits (Data-phase duration)

◆ FMC_BWTR4_DATAST_0

#define FMC_BWTR4_DATAST_0   (0x01UL << FMC_BWTR4_DATAST_Pos)

0x00000100

◆ FMC_BWTR4_DATAST_1

#define FMC_BWTR4_DATAST_1   (0x02UL << FMC_BWTR4_DATAST_Pos)

0x00000200

◆ FMC_BWTR4_DATAST_2

#define FMC_BWTR4_DATAST_2   (0x04UL << FMC_BWTR4_DATAST_Pos)

0x00000400

◆ FMC_BWTR4_DATAST_3

#define FMC_BWTR4_DATAST_3   (0x08UL << FMC_BWTR4_DATAST_Pos)

0x00000800

◆ FMC_BWTR4_DATAST_4

#define FMC_BWTR4_DATAST_4   (0x10UL << FMC_BWTR4_DATAST_Pos)

0x00001000

◆ FMC_BWTR4_DATAST_5

#define FMC_BWTR4_DATAST_5   (0x20UL << FMC_BWTR4_DATAST_Pos)

0x00002000

◆ FMC_BWTR4_DATAST_6

#define FMC_BWTR4_DATAST_6   (0x40UL << FMC_BWTR4_DATAST_Pos)

0x00004000

◆ FMC_BWTR4_DATAST_7

#define FMC_BWTR4_DATAST_7   (0x80UL << FMC_BWTR4_DATAST_Pos)

0x00008000

◆ FMC_BWTR4_DATAST_Msk

#define FMC_BWTR4_DATAST_Msk   (0xFFUL << FMC_BWTR4_DATAST_Pos)

0x0000FF00

◆ FMC_ECCR_ECC3

#define FMC_ECCR_ECC3   FMC_ECCR_ECC3_Msk

ECC result

◆ FMC_ECCR_ECC3_Msk

#define FMC_ECCR_ECC3_Msk   (0xFFFFFFFFUL << FMC_ECCR_ECC3_Pos)

0xFFFFFFFF

◆ FMC_PATT_ATTHIZ3

#define FMC_PATT_ATTHIZ3   FMC_PATT_ATTHIZ3_Msk

ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time)

◆ FMC_PATT_ATTHIZ3_0

#define FMC_PATT_ATTHIZ3_0   (0x01UL << FMC_PATT_ATTHIZ3_Pos)

0x01000000

◆ FMC_PATT_ATTHIZ3_1

#define FMC_PATT_ATTHIZ3_1   (0x02UL << FMC_PATT_ATTHIZ3_Pos)

0x02000000

◆ FMC_PATT_ATTHIZ3_2

#define FMC_PATT_ATTHIZ3_2   (0x04UL << FMC_PATT_ATTHIZ3_Pos)

0x04000000

◆ FMC_PATT_ATTHIZ3_3

#define FMC_PATT_ATTHIZ3_3   (0x08UL << FMC_PATT_ATTHIZ3_Pos)

0x08000000

◆ FMC_PATT_ATTHIZ3_4

#define FMC_PATT_ATTHIZ3_4   (0x10UL << FMC_PATT_ATTHIZ3_Pos)

0x10000000

◆ FMC_PATT_ATTHIZ3_5

#define FMC_PATT_ATTHIZ3_5   (0x20UL << FMC_PATT_ATTHIZ3_Pos)

0x20000000

◆ FMC_PATT_ATTHIZ3_6

#define FMC_PATT_ATTHIZ3_6   (0x40UL << FMC_PATT_ATTHIZ3_Pos)

0x40000000

◆ FMC_PATT_ATTHIZ3_7

#define FMC_PATT_ATTHIZ3_7   (0x80UL << FMC_PATT_ATTHIZ3_Pos)

0x80000000

◆ FMC_PATT_ATTHIZ3_Msk

#define FMC_PATT_ATTHIZ3_Msk   (0xFFUL << FMC_PATT_ATTHIZ3_Pos)

0xFF000000

◆ FMC_PATT_ATTHOLD3

#define FMC_PATT_ATTHOLD3   FMC_PATT_ATTHOLD3_Msk

ATTHOLD3[7:0] bits (Attribute memory 3 hold time)

◆ FMC_PATT_ATTHOLD3_0

#define FMC_PATT_ATTHOLD3_0   (0x01UL << FMC_PATT_ATTHOLD3_Pos)

0x00010000

◆ FMC_PATT_ATTHOLD3_1

#define FMC_PATT_ATTHOLD3_1   (0x02UL << FMC_PATT_ATTHOLD3_Pos)

0x00020000

◆ FMC_PATT_ATTHOLD3_2

#define FMC_PATT_ATTHOLD3_2   (0x04UL << FMC_PATT_ATTHOLD3_Pos)

0x00040000

◆ FMC_PATT_ATTHOLD3_3

#define FMC_PATT_ATTHOLD3_3   (0x08UL << FMC_PATT_ATTHOLD3_Pos)

0x00080000

◆ FMC_PATT_ATTHOLD3_4

#define FMC_PATT_ATTHOLD3_4   (0x10UL << FMC_PATT_ATTHOLD3_Pos)

0x00100000

◆ FMC_PATT_ATTHOLD3_5

#define FMC_PATT_ATTHOLD3_5   (0x20UL << FMC_PATT_ATTHOLD3_Pos)

0x00200000

◆ FMC_PATT_ATTHOLD3_6

#define FMC_PATT_ATTHOLD3_6   (0x40UL << FMC_PATT_ATTHOLD3_Pos)

0x00400000

◆ FMC_PATT_ATTHOLD3_7

#define FMC_PATT_ATTHOLD3_7   (0x80UL << FMC_PATT_ATTHOLD3_Pos)

0x00800000

◆ FMC_PATT_ATTHOLD3_Msk

#define FMC_PATT_ATTHOLD3_Msk   (0xFFUL << FMC_PATT_ATTHOLD3_Pos)

0x00FF0000

◆ FMC_PATT_ATTSET3

#define FMC_PATT_ATTSET3   FMC_PATT_ATTSET3_Msk

ATTSET3[7:0] bits (Attribute memory 3 setup time)

◆ FMC_PATT_ATTSET3_0

#define FMC_PATT_ATTSET3_0   (0x01UL << FMC_PATT_ATTSET3_Pos)

0x00000001

◆ FMC_PATT_ATTSET3_1

#define FMC_PATT_ATTSET3_1   (0x02UL << FMC_PATT_ATTSET3_Pos)

0x00000002

◆ FMC_PATT_ATTSET3_2

#define FMC_PATT_ATTSET3_2   (0x04UL << FMC_PATT_ATTSET3_Pos)

0x00000004

◆ FMC_PATT_ATTSET3_3

#define FMC_PATT_ATTSET3_3   (0x08UL << FMC_PATT_ATTSET3_Pos)

0x00000008

◆ FMC_PATT_ATTSET3_4

#define FMC_PATT_ATTSET3_4   (0x10UL << FMC_PATT_ATTSET3_Pos)

0x00000010

◆ FMC_PATT_ATTSET3_5

#define FMC_PATT_ATTSET3_5   (0x20UL << FMC_PATT_ATTSET3_Pos)

0x00000020

◆ FMC_PATT_ATTSET3_6

#define FMC_PATT_ATTSET3_6   (0x40UL << FMC_PATT_ATTSET3_Pos)

0x00000040

◆ FMC_PATT_ATTSET3_7

#define FMC_PATT_ATTSET3_7   (0x80UL << FMC_PATT_ATTSET3_Pos)

0x00000080

◆ FMC_PATT_ATTSET3_Msk

#define FMC_PATT_ATTSET3_Msk   (0xFFUL << FMC_PATT_ATTSET3_Pos)

0x000000FF

◆ FMC_PATT_ATTWAIT3

#define FMC_PATT_ATTWAIT3   FMC_PATT_ATTWAIT3_Msk

ATTWAIT3[7:0] bits (Attribute memory 3 wait time)

◆ FMC_PATT_ATTWAIT3_0

#define FMC_PATT_ATTWAIT3_0   (0x01UL << FMC_PATT_ATTWAIT3_Pos)

0x00000100

◆ FMC_PATT_ATTWAIT3_1

#define FMC_PATT_ATTWAIT3_1   (0x02UL << FMC_PATT_ATTWAIT3_Pos)

0x00000200

◆ FMC_PATT_ATTWAIT3_2

#define FMC_PATT_ATTWAIT3_2   (0x04UL << FMC_PATT_ATTWAIT3_Pos)

0x00000400

◆ FMC_PATT_ATTWAIT3_3

#define FMC_PATT_ATTWAIT3_3   (0x08UL << FMC_PATT_ATTWAIT3_Pos)

0x00000800

◆ FMC_PATT_ATTWAIT3_4

#define FMC_PATT_ATTWAIT3_4   (0x10UL << FMC_PATT_ATTWAIT3_Pos)

0x00001000

◆ FMC_PATT_ATTWAIT3_5

#define FMC_PATT_ATTWAIT3_5   (0x20UL << FMC_PATT_ATTWAIT3_Pos)

0x00002000

◆ FMC_PATT_ATTWAIT3_6

#define FMC_PATT_ATTWAIT3_6   (0x40UL << FMC_PATT_ATTWAIT3_Pos)

0x00004000

◆ FMC_PATT_ATTWAIT3_7

#define FMC_PATT_ATTWAIT3_7   (0x80UL << FMC_PATT_ATTWAIT3_Pos)

0x00008000

◆ FMC_PATT_ATTWAIT3_Msk

#define FMC_PATT_ATTWAIT3_Msk   (0xFFUL << FMC_PATT_ATTWAIT3_Pos)

0x0000FF00

◆ FMC_PCR_ECCEN

#define FMC_PCR_ECCEN   FMC_PCR_ECCEN_Msk

ECC computation logic enable bit

◆ FMC_PCR_ECCEN_Msk

#define FMC_PCR_ECCEN_Msk   (0x1UL << FMC_PCR_ECCEN_Pos)

0x00000040

◆ FMC_PCR_ECCPS

#define FMC_PCR_ECCPS   FMC_PCR_ECCPS_Msk

ECCPS[2:0] bits (ECC page size)

◆ FMC_PCR_ECCPS_0

#define FMC_PCR_ECCPS_0   (0x1UL << FMC_PCR_ECCPS_Pos)

0x00020000

◆ FMC_PCR_ECCPS_1

#define FMC_PCR_ECCPS_1   (0x2UL << FMC_PCR_ECCPS_Pos)

0x00040000

◆ FMC_PCR_ECCPS_2

#define FMC_PCR_ECCPS_2   (0x4UL << FMC_PCR_ECCPS_Pos)

0x00080000

◆ FMC_PCR_ECCPS_Msk

#define FMC_PCR_ECCPS_Msk   (0x7UL << FMC_PCR_ECCPS_Pos)

0x000E0000

◆ FMC_PCR_PBKEN

#define FMC_PCR_PBKEN   FMC_PCR_PBKEN_Msk

PC Card/NAND Flash memory bank enable bit

◆ FMC_PCR_PBKEN_Msk

#define FMC_PCR_PBKEN_Msk   (0x1UL << FMC_PCR_PBKEN_Pos)

0x00000004

◆ FMC_PCR_PTYP

#define FMC_PCR_PTYP   FMC_PCR_PTYP_Msk

Memory type

◆ FMC_PCR_PTYP_Msk

#define FMC_PCR_PTYP_Msk   (0x1UL << FMC_PCR_PTYP_Pos)

0x00000008

◆ FMC_PCR_PWAITEN

#define FMC_PCR_PWAITEN   FMC_PCR_PWAITEN_Msk

Wait feature enable bit

◆ FMC_PCR_PWAITEN_Msk

#define FMC_PCR_PWAITEN_Msk   (0x1UL << FMC_PCR_PWAITEN_Pos)

0x00000002

◆ FMC_PCR_PWID

#define FMC_PCR_PWID   FMC_PCR_PWID_Msk

PWID[1:0] bits (NAND Flash databus width)

◆ FMC_PCR_PWID_0

#define FMC_PCR_PWID_0   (0x1UL << FMC_PCR_PWID_Pos)

0x00000010

◆ FMC_PCR_PWID_1

#define FMC_PCR_PWID_1   (0x2UL << FMC_PCR_PWID_Pos)

0x00000020

◆ FMC_PCR_PWID_Msk

#define FMC_PCR_PWID_Msk   (0x3UL << FMC_PCR_PWID_Pos)

0x00000030

◆ FMC_PCR_TAR

#define FMC_PCR_TAR   FMC_PCR_TAR_Msk

TAR[3:0] bits (ALE to RE delay)

◆ FMC_PCR_TAR_0

#define FMC_PCR_TAR_0   (0x1UL << FMC_PCR_TAR_Pos)

0x00002000

◆ FMC_PCR_TAR_1

#define FMC_PCR_TAR_1   (0x2UL << FMC_PCR_TAR_Pos)

0x00004000

◆ FMC_PCR_TAR_2

#define FMC_PCR_TAR_2   (0x4UL << FMC_PCR_TAR_Pos)

0x00008000

◆ FMC_PCR_TAR_3

#define FMC_PCR_TAR_3   (0x8UL << FMC_PCR_TAR_Pos)

0x00010000

◆ FMC_PCR_TAR_Msk

#define FMC_PCR_TAR_Msk   (0xFUL << FMC_PCR_TAR_Pos)

0x0001E000

◆ FMC_PCR_TCLR

#define FMC_PCR_TCLR   FMC_PCR_TCLR_Msk

TCLR[3:0] bits (CLE to RE delay)

◆ FMC_PCR_TCLR_0

#define FMC_PCR_TCLR_0   (0x1UL << FMC_PCR_TCLR_Pos)

0x00000200

◆ FMC_PCR_TCLR_1

#define FMC_PCR_TCLR_1   (0x2UL << FMC_PCR_TCLR_Pos)

0x00000400

◆ FMC_PCR_TCLR_2

#define FMC_PCR_TCLR_2   (0x4UL << FMC_PCR_TCLR_Pos)

0x00000800

◆ FMC_PCR_TCLR_3

#define FMC_PCR_TCLR_3   (0x8UL << FMC_PCR_TCLR_Pos)

0x00001000

◆ FMC_PCR_TCLR_Msk

#define FMC_PCR_TCLR_Msk   (0xFUL << FMC_PCR_TCLR_Pos)

0x00001E00

◆ FMC_PMEM_MEMHIZ3

#define FMC_PMEM_MEMHIZ3   FMC_PMEM_MEMHIZ3_Msk

MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time)

◆ FMC_PMEM_MEMHIZ3_0

#define FMC_PMEM_MEMHIZ3_0   (0x01UL << FMC_PMEM_MEMHIZ3_Pos)

0x01000000

◆ FMC_PMEM_MEMHIZ3_1

#define FMC_PMEM_MEMHIZ3_1   (0x02UL << FMC_PMEM_MEMHIZ3_Pos)

0x02000000

◆ FMC_PMEM_MEMHIZ3_2

#define FMC_PMEM_MEMHIZ3_2   (0x04UL << FMC_PMEM_MEMHIZ3_Pos)

0x04000000

◆ FMC_PMEM_MEMHIZ3_3

#define FMC_PMEM_MEMHIZ3_3   (0x08UL << FMC_PMEM_MEMHIZ3_Pos)

0x08000000

◆ FMC_PMEM_MEMHIZ3_4

#define FMC_PMEM_MEMHIZ3_4   (0x10UL << FMC_PMEM_MEMHIZ3_Pos)

0x10000000

◆ FMC_PMEM_MEMHIZ3_5

#define FMC_PMEM_MEMHIZ3_5   (0x20UL << FMC_PMEM_MEMHIZ3_Pos)

0x20000000

◆ FMC_PMEM_MEMHIZ3_6

#define FMC_PMEM_MEMHIZ3_6   (0x40UL << FMC_PMEM_MEMHIZ3_Pos)

0x40000000

◆ FMC_PMEM_MEMHIZ3_7

#define FMC_PMEM_MEMHIZ3_7   (0x80UL << FMC_PMEM_MEMHIZ3_Pos)

0x80000000

◆ FMC_PMEM_MEMHIZ3_Msk

#define FMC_PMEM_MEMHIZ3_Msk   (0xFFUL << FMC_PMEM_MEMHIZ3_Pos)

0xFF000000

◆ FMC_PMEM_MEMHOLD3

#define FMC_PMEM_MEMHOLD3   FMC_PMEM_MEMHOLD3_Msk

MEMHOLD3[7:0] bits (Common memory 3 hold time)

◆ FMC_PMEM_MEMHOLD3_0

#define FMC_PMEM_MEMHOLD3_0   (0x01UL << FMC_PMEM_MEMHOLD3_Pos)

0x00010000

◆ FMC_PMEM_MEMHOLD3_1

#define FMC_PMEM_MEMHOLD3_1   (0x02UL << FMC_PMEM_MEMHOLD3_Pos)

0x00020000

◆ FMC_PMEM_MEMHOLD3_2

#define FMC_PMEM_MEMHOLD3_2   (0x04UL << FMC_PMEM_MEMHOLD3_Pos)

0x00040000

◆ FMC_PMEM_MEMHOLD3_3

#define FMC_PMEM_MEMHOLD3_3   (0x08UL << FMC_PMEM_MEMHOLD3_Pos)

0x00080000

◆ FMC_PMEM_MEMHOLD3_4

#define FMC_PMEM_MEMHOLD3_4   (0x10UL << FMC_PMEM_MEMHOLD3_Pos)

0x00100000

◆ FMC_PMEM_MEMHOLD3_5

#define FMC_PMEM_MEMHOLD3_5   (0x20UL << FMC_PMEM_MEMHOLD3_Pos)

0x00200000

◆ FMC_PMEM_MEMHOLD3_6

#define FMC_PMEM_MEMHOLD3_6   (0x40UL << FMC_PMEM_MEMHOLD3_Pos)

0x00400000

◆ FMC_PMEM_MEMHOLD3_7

#define FMC_PMEM_MEMHOLD3_7   (0x80UL << FMC_PMEM_MEMHOLD3_Pos)

0x00800000

◆ FMC_PMEM_MEMHOLD3_Msk

#define FMC_PMEM_MEMHOLD3_Msk   (0xFFUL << FMC_PMEM_MEMHOLD3_Pos)

0x00FF0000

◆ FMC_PMEM_MEMSET3

#define FMC_PMEM_MEMSET3   FMC_PMEM_MEMSET3_Msk

MEMSET3[7:0] bits (Common memory 3 setup time)

◆ FMC_PMEM_MEMSET3_0

#define FMC_PMEM_MEMSET3_0   (0x01UL << FMC_PMEM_MEMSET3_Pos)

0x00000001

◆ FMC_PMEM_MEMSET3_1

#define FMC_PMEM_MEMSET3_1   (0x02UL << FMC_PMEM_MEMSET3_Pos)

0x00000002

◆ FMC_PMEM_MEMSET3_2

#define FMC_PMEM_MEMSET3_2   (0x04UL << FMC_PMEM_MEMSET3_Pos)

0x00000004

◆ FMC_PMEM_MEMSET3_3

#define FMC_PMEM_MEMSET3_3   (0x08UL << FMC_PMEM_MEMSET3_Pos)

0x00000008

◆ FMC_PMEM_MEMSET3_4

#define FMC_PMEM_MEMSET3_4   (0x10UL << FMC_PMEM_MEMSET3_Pos)

0x00000010

◆ FMC_PMEM_MEMSET3_5

#define FMC_PMEM_MEMSET3_5   (0x20UL << FMC_PMEM_MEMSET3_Pos)

0x00000020

◆ FMC_PMEM_MEMSET3_6

#define FMC_PMEM_MEMSET3_6   (0x40UL << FMC_PMEM_MEMSET3_Pos)

0x00000040

◆ FMC_PMEM_MEMSET3_7

#define FMC_PMEM_MEMSET3_7   (0x80UL << FMC_PMEM_MEMSET3_Pos)

0x00000080

◆ FMC_PMEM_MEMSET3_Msk

#define FMC_PMEM_MEMSET3_Msk   (0xFFUL << FMC_PMEM_MEMSET3_Pos)

0x000000FF

◆ FMC_PMEM_MEMWAIT3

#define FMC_PMEM_MEMWAIT3   FMC_PMEM_MEMWAIT3_Msk

MEMWAIT3[7:0] bits (Common memory 3 wait time)

◆ FMC_PMEM_MEMWAIT3_0

#define FMC_PMEM_MEMWAIT3_0   (0x01UL << FMC_PMEM_MEMWAIT3_Pos)

0x00000100

◆ FMC_PMEM_MEMWAIT3_1

#define FMC_PMEM_MEMWAIT3_1   (0x02UL << FMC_PMEM_MEMWAIT3_Pos)

0x00000200

◆ FMC_PMEM_MEMWAIT3_2

#define FMC_PMEM_MEMWAIT3_2   (0x04UL << FMC_PMEM_MEMWAIT3_Pos)

0x00000400

◆ FMC_PMEM_MEMWAIT3_3

#define FMC_PMEM_MEMWAIT3_3   (0x08UL << FMC_PMEM_MEMWAIT3_Pos)

0x00000800

◆ FMC_PMEM_MEMWAIT3_4

#define FMC_PMEM_MEMWAIT3_4   (0x10UL << FMC_PMEM_MEMWAIT3_Pos)

0x00001000

◆ FMC_PMEM_MEMWAIT3_5

#define FMC_PMEM_MEMWAIT3_5   (0x20UL << FMC_PMEM_MEMWAIT3_Pos)

0x00002000

◆ FMC_PMEM_MEMWAIT3_6

#define FMC_PMEM_MEMWAIT3_6   (0x40UL << FMC_PMEM_MEMWAIT3_Pos)

0x00004000

◆ FMC_PMEM_MEMWAIT3_7

#define FMC_PMEM_MEMWAIT3_7   (0x80UL << FMC_PMEM_MEMWAIT3_Pos)

0x00008000

◆ FMC_PMEM_MEMWAIT3_Msk

#define FMC_PMEM_MEMWAIT3_Msk   (0xFFUL << FMC_PMEM_MEMWAIT3_Pos)

0x0000FF00

◆ FMC_SDCMR_CTB1

#define FMC_SDCMR_CTB1   FMC_SDCMR_CTB1_Msk

Command target 1

◆ FMC_SDCMR_CTB1_Msk

#define FMC_SDCMR_CTB1_Msk   (0x1UL << FMC_SDCMR_CTB1_Pos)

0x00000010

◆ FMC_SDCMR_CTB2

#define FMC_SDCMR_CTB2   FMC_SDCMR_CTB2_Msk

Command target 2

◆ FMC_SDCMR_CTB2_Msk

#define FMC_SDCMR_CTB2_Msk   (0x1UL << FMC_SDCMR_CTB2_Pos)

0x00000008

◆ FMC_SDCMR_MODE

#define FMC_SDCMR_MODE   FMC_SDCMR_MODE_Msk

MODE[2:0] bits (Command mode)

◆ FMC_SDCMR_MODE_0

#define FMC_SDCMR_MODE_0   (0x1UL << FMC_SDCMR_MODE_Pos)

0x00000001

◆ FMC_SDCMR_MODE_1

#define FMC_SDCMR_MODE_1   (0x2UL << FMC_SDCMR_MODE_Pos)

0x00000002

◆ FMC_SDCMR_MODE_2

#define FMC_SDCMR_MODE_2   (0x4UL << FMC_SDCMR_MODE_Pos)

0x00000004

◆ FMC_SDCMR_MODE_Msk

#define FMC_SDCMR_MODE_Msk   (0x7UL << FMC_SDCMR_MODE_Pos)

0x00000007

◆ FMC_SDCMR_MRD

#define FMC_SDCMR_MRD   FMC_SDCMR_MRD_Msk

MRD[12:0] bits (Mode register definition)

◆ FMC_SDCMR_MRD_Msk

#define FMC_SDCMR_MRD_Msk   (0x1FFFUL << FMC_SDCMR_MRD_Pos)

0x003FFE00

◆ FMC_SDCMR_NRFS

#define FMC_SDCMR_NRFS   FMC_SDCMR_NRFS_Msk

NRFS[3:0] bits (Number of auto-refresh)

◆ FMC_SDCMR_NRFS_0

#define FMC_SDCMR_NRFS_0   (0x1UL << FMC_SDCMR_NRFS_Pos)

0x00000020

◆ FMC_SDCMR_NRFS_1

#define FMC_SDCMR_NRFS_1   (0x2UL << FMC_SDCMR_NRFS_Pos)

0x00000040

◆ FMC_SDCMR_NRFS_2

#define FMC_SDCMR_NRFS_2   (0x4UL << FMC_SDCMR_NRFS_Pos)

0x00000080

◆ FMC_SDCMR_NRFS_3

#define FMC_SDCMR_NRFS_3   (0x8UL << FMC_SDCMR_NRFS_Pos)

0x00000100

◆ FMC_SDCMR_NRFS_Msk

#define FMC_SDCMR_NRFS_Msk   (0xFUL << FMC_SDCMR_NRFS_Pos)

0x000001E0

◆ FMC_SDCR1_CAS

#define FMC_SDCR1_CAS   FMC_SDCR1_CAS_Msk

CAS[1:0] bits (CAS latency)

◆ FMC_SDCR1_CAS_0

#define FMC_SDCR1_CAS_0   (0x1UL << FMC_SDCR1_CAS_Pos)

0x00000080

◆ FMC_SDCR1_CAS_1

#define FMC_SDCR1_CAS_1   (0x2UL << FMC_SDCR1_CAS_Pos)

0x00000100

◆ FMC_SDCR1_CAS_Msk

#define FMC_SDCR1_CAS_Msk   (0x3UL << FMC_SDCR1_CAS_Pos)

0x00000180

◆ FMC_SDCR1_MWID

#define FMC_SDCR1_MWID   FMC_SDCR1_MWID_Msk

NR[1:0] bits (Number of row bits)

◆ FMC_SDCR1_MWID_0

#define FMC_SDCR1_MWID_0   (0x1UL << FMC_SDCR1_MWID_Pos)

0x00000010

◆ FMC_SDCR1_MWID_1

#define FMC_SDCR1_MWID_1   (0x2UL << FMC_SDCR1_MWID_Pos)

0x00000020

◆ FMC_SDCR1_MWID_Msk

#define FMC_SDCR1_MWID_Msk   (0x3UL << FMC_SDCR1_MWID_Pos)

0x00000030

◆ FMC_SDCR1_NB

#define FMC_SDCR1_NB   FMC_SDCR1_NB_Msk

Number of internal bank

◆ FMC_SDCR1_NB_Msk

#define FMC_SDCR1_NB_Msk   (0x1UL << FMC_SDCR1_NB_Pos)

0x00000040

◆ FMC_SDCR1_NC

#define FMC_SDCR1_NC   FMC_SDCR1_NC_Msk

NC[1:0] bits (Number of column bits)

◆ FMC_SDCR1_NC_0

#define FMC_SDCR1_NC_0   (0x1UL << FMC_SDCR1_NC_Pos)

0x00000001

◆ FMC_SDCR1_NC_1

#define FMC_SDCR1_NC_1   (0x2UL << FMC_SDCR1_NC_Pos)

0x00000002

◆ FMC_SDCR1_NC_Msk

#define FMC_SDCR1_NC_Msk   (0x3UL << FMC_SDCR1_NC_Pos)

0x00000003

◆ FMC_SDCR1_NR

#define FMC_SDCR1_NR   FMC_SDCR1_NR_Msk

NR[1:0] bits (Number of row bits)

◆ FMC_SDCR1_NR_0

#define FMC_SDCR1_NR_0   (0x1UL << FMC_SDCR1_NR_Pos)

0x00000004

◆ FMC_SDCR1_NR_1

#define FMC_SDCR1_NR_1   (0x2UL << FMC_SDCR1_NR_Pos)

0x00000008

◆ FMC_SDCR1_NR_Msk

#define FMC_SDCR1_NR_Msk   (0x3UL << FMC_SDCR1_NR_Pos)

0x0000000C

◆ FMC_SDCR1_RBURST

#define FMC_SDCR1_RBURST   FMC_SDCR1_RBURST_Msk

Read burst

◆ FMC_SDCR1_RBURST_Msk

#define FMC_SDCR1_RBURST_Msk   (0x1UL << FMC_SDCR1_RBURST_Pos)

0x00001000

◆ FMC_SDCR1_RPIPE

#define FMC_SDCR1_RPIPE   FMC_SDCR1_RPIPE_Msk

Write protection

◆ FMC_SDCR1_RPIPE_0

#define FMC_SDCR1_RPIPE_0   (0x1UL << FMC_SDCR1_RPIPE_Pos)

0x00002000

◆ FMC_SDCR1_RPIPE_1

#define FMC_SDCR1_RPIPE_1   (0x2UL << FMC_SDCR1_RPIPE_Pos)

0x00004000

◆ FMC_SDCR1_RPIPE_Msk

#define FMC_SDCR1_RPIPE_Msk   (0x3UL << FMC_SDCR1_RPIPE_Pos)

0x00006000

◆ FMC_SDCR1_SDCLK

#define FMC_SDCR1_SDCLK   FMC_SDCR1_SDCLK_Msk

SDRAM clock configuration

◆ FMC_SDCR1_SDCLK_0

#define FMC_SDCR1_SDCLK_0   (0x1UL << FMC_SDCR1_SDCLK_Pos)

0x00000400

◆ FMC_SDCR1_SDCLK_1

#define FMC_SDCR1_SDCLK_1   (0x2UL << FMC_SDCR1_SDCLK_Pos)

0x00000800

◆ FMC_SDCR1_SDCLK_Msk

#define FMC_SDCR1_SDCLK_Msk   (0x3UL << FMC_SDCR1_SDCLK_Pos)

0x00000C00

◆ FMC_SDCR1_WP

#define FMC_SDCR1_WP   FMC_SDCR1_WP_Msk

Write protection

◆ FMC_SDCR1_WP_Msk

#define FMC_SDCR1_WP_Msk   (0x1UL << FMC_SDCR1_WP_Pos)

0x00000200

◆ FMC_SDCR2_CAS

#define FMC_SDCR2_CAS   FMC_SDCR2_CAS_Msk

CAS[1:0] bits (CAS latency)

◆ FMC_SDCR2_CAS_0

#define FMC_SDCR2_CAS_0   (0x1UL << FMC_SDCR2_CAS_Pos)

0x00000080

◆ FMC_SDCR2_CAS_1

#define FMC_SDCR2_CAS_1   (0x2UL << FMC_SDCR2_CAS_Pos)

0x00000100

◆ FMC_SDCR2_CAS_Msk

#define FMC_SDCR2_CAS_Msk   (0x3UL << FMC_SDCR2_CAS_Pos)

0x00000180

◆ FMC_SDCR2_MWID

#define FMC_SDCR2_MWID   FMC_SDCR2_MWID_Msk

NR[1:0] bits (Number of row bits)

◆ FMC_SDCR2_MWID_0

#define FMC_SDCR2_MWID_0   (0x1UL << FMC_SDCR2_MWID_Pos)

0x00000010

◆ FMC_SDCR2_MWID_1

#define FMC_SDCR2_MWID_1   (0x2UL << FMC_SDCR2_MWID_Pos)

0x00000020

◆ FMC_SDCR2_MWID_Msk

#define FMC_SDCR2_MWID_Msk   (0x3UL << FMC_SDCR2_MWID_Pos)

0x00000030

◆ FMC_SDCR2_NB

#define FMC_SDCR2_NB   FMC_SDCR2_NB_Msk

Number of internal bank

◆ FMC_SDCR2_NB_Msk

#define FMC_SDCR2_NB_Msk   (0x1UL << FMC_SDCR2_NB_Pos)

0x00000040

◆ FMC_SDCR2_NC

#define FMC_SDCR2_NC   FMC_SDCR2_NC_Msk

NC[1:0] bits (Number of column bits)

◆ FMC_SDCR2_NC_0

#define FMC_SDCR2_NC_0   (0x1UL << FMC_SDCR2_NC_Pos)

0x00000001

◆ FMC_SDCR2_NC_1

#define FMC_SDCR2_NC_1   (0x2UL << FMC_SDCR2_NC_Pos)

0x00000002

◆ FMC_SDCR2_NC_Msk

#define FMC_SDCR2_NC_Msk   (0x3UL << FMC_SDCR2_NC_Pos)

0x00000003

◆ FMC_SDCR2_NR

#define FMC_SDCR2_NR   FMC_SDCR2_NR_Msk

NR[1:0] bits (Number of row bits)

◆ FMC_SDCR2_NR_0

#define FMC_SDCR2_NR_0   (0x1UL << FMC_SDCR2_NR_Pos)

0x00000004

◆ FMC_SDCR2_NR_1

#define FMC_SDCR2_NR_1   (0x2UL << FMC_SDCR2_NR_Pos)

0x00000008

◆ FMC_SDCR2_NR_Msk

#define FMC_SDCR2_NR_Msk   (0x3UL << FMC_SDCR2_NR_Pos)

0x0000000C

◆ FMC_SDCR2_RBURST

#define FMC_SDCR2_RBURST   FMC_SDCR2_RBURST_Msk

Read burst

◆ FMC_SDCR2_RBURST_Msk

#define FMC_SDCR2_RBURST_Msk   (0x1UL << FMC_SDCR2_RBURST_Pos)

0x00001000

◆ FMC_SDCR2_RPIPE

#define FMC_SDCR2_RPIPE   FMC_SDCR2_RPIPE_Msk

RPIPE[1:0](Read pipe)

◆ FMC_SDCR2_RPIPE_0

#define FMC_SDCR2_RPIPE_0   (0x1UL << FMC_SDCR2_RPIPE_Pos)

0x00002000

◆ FMC_SDCR2_RPIPE_1

#define FMC_SDCR2_RPIPE_1   (0x2UL << FMC_SDCR2_RPIPE_Pos)

0x00004000

◆ FMC_SDCR2_RPIPE_Msk

#define FMC_SDCR2_RPIPE_Msk   (0x3UL << FMC_SDCR2_RPIPE_Pos)

0x00006000

◆ FMC_SDCR2_SDCLK

#define FMC_SDCR2_SDCLK   FMC_SDCR2_SDCLK_Msk

SDCLK[1:0] (SDRAM clock configuration)

◆ FMC_SDCR2_SDCLK_0

#define FMC_SDCR2_SDCLK_0   (0x1UL << FMC_SDCR2_SDCLK_Pos)

0x00000400

◆ FMC_SDCR2_SDCLK_1

#define FMC_SDCR2_SDCLK_1   (0x2UL << FMC_SDCR2_SDCLK_Pos)

0x00000800

◆ FMC_SDCR2_SDCLK_Msk

#define FMC_SDCR2_SDCLK_Msk   (0x3UL << FMC_SDCR2_SDCLK_Pos)

0x00000C00

◆ FMC_SDCR2_WP

#define FMC_SDCR2_WP   FMC_SDCR2_WP_Msk

Write protection

◆ FMC_SDCR2_WP_Msk

#define FMC_SDCR2_WP_Msk   (0x1UL << FMC_SDCR2_WP_Pos)

0x00000200

◆ FMC_SDRTR_COUNT

#define FMC_SDRTR_COUNT   FMC_SDRTR_COUNT_Msk

COUNT[12:0] bits (Refresh timer count)

◆ FMC_SDRTR_COUNT_Msk

#define FMC_SDRTR_COUNT_Msk   (0x1FFFUL << FMC_SDRTR_COUNT_Pos)

0x00003FFE

◆ FMC_SDRTR_CRE

#define FMC_SDRTR_CRE   FMC_SDRTR_CRE_Msk

Clear refresh error flag

◆ FMC_SDRTR_CRE_Msk

#define FMC_SDRTR_CRE_Msk   (0x1UL << FMC_SDRTR_CRE_Pos)

0x00000001

◆ FMC_SDRTR_REIE

#define FMC_SDRTR_REIE   FMC_SDRTR_REIE_Msk

RES interupt enable

◆ FMC_SDRTR_REIE_Msk

#define FMC_SDRTR_REIE_Msk   (0x1UL << FMC_SDRTR_REIE_Pos)

0x00004000

◆ FMC_SDSR_BUSY

#define FMC_SDSR_BUSY   FMC_SDSR_BUSY_Msk

Busy status

◆ FMC_SDSR_BUSY_Msk

#define FMC_SDSR_BUSY_Msk   (0x1UL << FMC_SDSR_BUSY_Pos)

0x00000020

◆ FMC_SDSR_MODES1

#define FMC_SDSR_MODES1   FMC_SDSR_MODES1_Msk

MODES1[1:0]bits (Status mode for bank 1)

◆ FMC_SDSR_MODES1_0

#define FMC_SDSR_MODES1_0   (0x1UL << FMC_SDSR_MODES1_Pos)

0x00000002

◆ FMC_SDSR_MODES1_1

#define FMC_SDSR_MODES1_1   (0x2UL << FMC_SDSR_MODES1_Pos)

0x00000004

◆ FMC_SDSR_MODES1_Msk

#define FMC_SDSR_MODES1_Msk   (0x3UL << FMC_SDSR_MODES1_Pos)

0x00000006

◆ FMC_SDSR_MODES2

#define FMC_SDSR_MODES2   FMC_SDSR_MODES2_Msk

MODES2[1:0]bits (Status mode for bank 2)

◆ FMC_SDSR_MODES2_0

#define FMC_SDSR_MODES2_0   (0x1UL << FMC_SDSR_MODES2_Pos)

0x00000008

◆ FMC_SDSR_MODES2_1

#define FMC_SDSR_MODES2_1   (0x2UL << FMC_SDSR_MODES2_Pos)

0x00000010

◆ FMC_SDSR_MODES2_Msk

#define FMC_SDSR_MODES2_Msk   (0x3UL << FMC_SDSR_MODES2_Pos)

0x00000018

◆ FMC_SDSR_RE

#define FMC_SDSR_RE   FMC_SDSR_RE_Msk

Refresh error flag

◆ FMC_SDSR_RE_Msk

#define FMC_SDSR_RE_Msk   (0x1UL << FMC_SDSR_RE_Pos)

0x00000001

◆ FMC_SDTR1_TMRD

#define FMC_SDTR1_TMRD   FMC_SDTR1_TMRD_Msk

TMRD[3:0] bits (Load mode register to active)

◆ FMC_SDTR1_TMRD_0

#define FMC_SDTR1_TMRD_0   (0x1UL << FMC_SDTR1_TMRD_Pos)

0x00000001

◆ FMC_SDTR1_TMRD_1

#define FMC_SDTR1_TMRD_1   (0x2UL << FMC_SDTR1_TMRD_Pos)

0x00000002

◆ FMC_SDTR1_TMRD_2

#define FMC_SDTR1_TMRD_2   (0x4UL << FMC_SDTR1_TMRD_Pos)

0x00000004

◆ FMC_SDTR1_TMRD_3

#define FMC_SDTR1_TMRD_3   (0x8UL << FMC_SDTR1_TMRD_Pos)

0x00000008

◆ FMC_SDTR1_TMRD_Msk

#define FMC_SDTR1_TMRD_Msk   (0xFUL << FMC_SDTR1_TMRD_Pos)

0x0000000F

◆ FMC_SDTR1_TRAS

#define FMC_SDTR1_TRAS   FMC_SDTR1_TRAS_Msk

TRAS[3:0] bits (Self refresh time)

◆ FMC_SDTR1_TRAS_0

#define FMC_SDTR1_TRAS_0   (0x1UL << FMC_SDTR1_TRAS_Pos)

0x00000100

◆ FMC_SDTR1_TRAS_1

#define FMC_SDTR1_TRAS_1   (0x2UL << FMC_SDTR1_TRAS_Pos)

0x00000200

◆ FMC_SDTR1_TRAS_2

#define FMC_SDTR1_TRAS_2   (0x4UL << FMC_SDTR1_TRAS_Pos)

0x00000400

◆ FMC_SDTR1_TRAS_3

#define FMC_SDTR1_TRAS_3   (0x8UL << FMC_SDTR1_TRAS_Pos)

0x00000800

◆ FMC_SDTR1_TRAS_Msk

#define FMC_SDTR1_TRAS_Msk   (0xFUL << FMC_SDTR1_TRAS_Pos)

0x00000F00

◆ FMC_SDTR1_TRC

#define FMC_SDTR1_TRC   FMC_SDTR1_TRC_Msk

TRC[2:0] bits (Row cycle delay)

◆ FMC_SDTR1_TRC_0

#define FMC_SDTR1_TRC_0   (0x1UL << FMC_SDTR1_TRC_Pos)

0x00001000

◆ FMC_SDTR1_TRC_1

#define FMC_SDTR1_TRC_1   (0x2UL << FMC_SDTR1_TRC_Pos)

0x00002000

◆ FMC_SDTR1_TRC_2

#define FMC_SDTR1_TRC_2   (0x4UL << FMC_SDTR1_TRC_Pos)

0x00004000

◆ FMC_SDTR1_TRC_Msk

#define FMC_SDTR1_TRC_Msk   (0xFUL << FMC_SDTR1_TRC_Pos)

0x0000F000

◆ FMC_SDTR1_TRCD

#define FMC_SDTR1_TRCD   FMC_SDTR1_TRCD_Msk

TRP[2:0] bits (Row to column delay)

◆ FMC_SDTR1_TRCD_0

#define FMC_SDTR1_TRCD_0   (0x1UL << FMC_SDTR1_TRCD_Pos)

0x01000000

◆ FMC_SDTR1_TRCD_1

#define FMC_SDTR1_TRCD_1   (0x2UL << FMC_SDTR1_TRCD_Pos)

0x02000000

◆ FMC_SDTR1_TRCD_2

#define FMC_SDTR1_TRCD_2   (0x4UL << FMC_SDTR1_TRCD_Pos)

0x04000000

◆ FMC_SDTR1_TRCD_Msk

#define FMC_SDTR1_TRCD_Msk   (0xFUL << FMC_SDTR1_TRCD_Pos)

0x0F000000

◆ FMC_SDTR1_TRP

#define FMC_SDTR1_TRP   FMC_SDTR1_TRP_Msk

TRP[2:0] bits (Row precharge delay)

◆ FMC_SDTR1_TRP_0

#define FMC_SDTR1_TRP_0   (0x1UL << FMC_SDTR1_TRP_Pos)

0x00100000

◆ FMC_SDTR1_TRP_1

#define FMC_SDTR1_TRP_1   (0x2UL << FMC_SDTR1_TRP_Pos)

0x00200000

◆ FMC_SDTR1_TRP_2

#define FMC_SDTR1_TRP_2   (0x4UL << FMC_SDTR1_TRP_Pos)

0x00400000

◆ FMC_SDTR1_TRP_Msk

#define FMC_SDTR1_TRP_Msk   (0xFUL << FMC_SDTR1_TRP_Pos)

0x00F00000

◆ FMC_SDTR1_TWR

#define FMC_SDTR1_TWR   FMC_SDTR1_TWR_Msk

TRC[2:0] bits (Write recovery delay)

◆ FMC_SDTR1_TWR_0

#define FMC_SDTR1_TWR_0   (0x1UL << FMC_SDTR1_TWR_Pos)

0x00010000

◆ FMC_SDTR1_TWR_1

#define FMC_SDTR1_TWR_1   (0x2UL << FMC_SDTR1_TWR_Pos)

0x00020000

◆ FMC_SDTR1_TWR_2

#define FMC_SDTR1_TWR_2   (0x4UL << FMC_SDTR1_TWR_Pos)

0x00040000

◆ FMC_SDTR1_TWR_Msk

#define FMC_SDTR1_TWR_Msk   (0xFUL << FMC_SDTR1_TWR_Pos)

0x000F0000

◆ FMC_SDTR1_TXSR

#define FMC_SDTR1_TXSR   FMC_SDTR1_TXSR_Msk

TXSR[3:0] bits (Exit self refresh)

◆ FMC_SDTR1_TXSR_0

#define FMC_SDTR1_TXSR_0   (0x1UL << FMC_SDTR1_TXSR_Pos)

0x00000010

◆ FMC_SDTR1_TXSR_1

#define FMC_SDTR1_TXSR_1   (0x2UL << FMC_SDTR1_TXSR_Pos)

0x00000020

◆ FMC_SDTR1_TXSR_2

#define FMC_SDTR1_TXSR_2   (0x4UL << FMC_SDTR1_TXSR_Pos)

0x00000040

◆ FMC_SDTR1_TXSR_3

#define FMC_SDTR1_TXSR_3   (0x8UL << FMC_SDTR1_TXSR_Pos)

0x00000080

◆ FMC_SDTR1_TXSR_Msk

#define FMC_SDTR1_TXSR_Msk   (0xFUL << FMC_SDTR1_TXSR_Pos)

0x000000F0

◆ FMC_SDTR2_TMRD

#define FMC_SDTR2_TMRD   FMC_SDTR2_TMRD_Msk

TMRD[3:0] bits (Load mode register to active)

◆ FMC_SDTR2_TMRD_0

#define FMC_SDTR2_TMRD_0   (0x1UL << FMC_SDTR2_TMRD_Pos)

0x00000001

◆ FMC_SDTR2_TMRD_1

#define FMC_SDTR2_TMRD_1   (0x2UL << FMC_SDTR2_TMRD_Pos)

0x00000002

◆ FMC_SDTR2_TMRD_2

#define FMC_SDTR2_TMRD_2   (0x4UL << FMC_SDTR2_TMRD_Pos)

0x00000004

◆ FMC_SDTR2_TMRD_3

#define FMC_SDTR2_TMRD_3   (0x8UL << FMC_SDTR2_TMRD_Pos)

0x00000008

◆ FMC_SDTR2_TMRD_Msk

#define FMC_SDTR2_TMRD_Msk   (0xFUL << FMC_SDTR2_TMRD_Pos)

0x0000000F

◆ FMC_SDTR2_TRAS

#define FMC_SDTR2_TRAS   FMC_SDTR2_TRAS_Msk

TRAS[3:0] bits (Self refresh time)

◆ FMC_SDTR2_TRAS_0

#define FMC_SDTR2_TRAS_0   (0x1UL << FMC_SDTR2_TRAS_Pos)

0x00000100

◆ FMC_SDTR2_TRAS_1

#define FMC_SDTR2_TRAS_1   (0x2UL << FMC_SDTR2_TRAS_Pos)

0x00000200

◆ FMC_SDTR2_TRAS_2

#define FMC_SDTR2_TRAS_2   (0x4UL << FMC_SDTR2_TRAS_Pos)

0x00000400

◆ FMC_SDTR2_TRAS_3

#define FMC_SDTR2_TRAS_3   (0x8UL << FMC_SDTR2_TRAS_Pos)

0x00000800

◆ FMC_SDTR2_TRAS_Msk

#define FMC_SDTR2_TRAS_Msk   (0xFUL << FMC_SDTR2_TRAS_Pos)

0x00000F00

◆ FMC_SDTR2_TRC

#define FMC_SDTR2_TRC   FMC_SDTR2_TRC_Msk

TRC[2:0] bits (Row cycle delay)

◆ FMC_SDTR2_TRC_0

#define FMC_SDTR2_TRC_0   (0x1UL << FMC_SDTR2_TRC_Pos)

0x00001000

◆ FMC_SDTR2_TRC_1

#define FMC_SDTR2_TRC_1   (0x2UL << FMC_SDTR2_TRC_Pos)

0x00002000

◆ FMC_SDTR2_TRC_2

#define FMC_SDTR2_TRC_2   (0x4UL << FMC_SDTR2_TRC_Pos)

0x00004000

◆ FMC_SDTR2_TRC_Msk

#define FMC_SDTR2_TRC_Msk   (0xFUL << FMC_SDTR2_TRC_Pos)

0x0000F000

◆ FMC_SDTR2_TRCD

#define FMC_SDTR2_TRCD   FMC_SDTR2_TRCD_Msk

TRP[2:0] bits (Row to column delay)

◆ FMC_SDTR2_TRCD_0

#define FMC_SDTR2_TRCD_0   (0x1UL << FMC_SDTR2_TRCD_Pos)

0x01000000

◆ FMC_SDTR2_TRCD_1

#define FMC_SDTR2_TRCD_1   (0x2UL << FMC_SDTR2_TRCD_Pos)

0x02000000

◆ FMC_SDTR2_TRCD_2

#define FMC_SDTR2_TRCD_2   (0x4UL << FMC_SDTR2_TRCD_Pos)

0x04000000

◆ FMC_SDTR2_TRCD_Msk

#define FMC_SDTR2_TRCD_Msk   (0xFUL << FMC_SDTR2_TRCD_Pos)

0x0F000000

◆ FMC_SDTR2_TRP

#define FMC_SDTR2_TRP   FMC_SDTR2_TRP_Msk

TRP[2:0] bits (Row precharge delay)

◆ FMC_SDTR2_TRP_0

#define FMC_SDTR2_TRP_0   (0x1UL << FMC_SDTR2_TRP_Pos)

0x00100000

◆ FMC_SDTR2_TRP_1

#define FMC_SDTR2_TRP_1   (0x2UL << FMC_SDTR2_TRP_Pos)

0x00200000

◆ FMC_SDTR2_TRP_2

#define FMC_SDTR2_TRP_2   (0x4UL << FMC_SDTR2_TRP_Pos)

0x00400000

◆ FMC_SDTR2_TRP_Msk

#define FMC_SDTR2_TRP_Msk   (0xFUL << FMC_SDTR2_TRP_Pos)

0x00F00000

◆ FMC_SDTR2_TWR

#define FMC_SDTR2_TWR   FMC_SDTR2_TWR_Msk

TRC[2:0] bits (Write recovery delay)

◆ FMC_SDTR2_TWR_0

#define FMC_SDTR2_TWR_0   (0x1UL << FMC_SDTR2_TWR_Pos)

0x00010000

◆ FMC_SDTR2_TWR_1

#define FMC_SDTR2_TWR_1   (0x2UL << FMC_SDTR2_TWR_Pos)

0x00020000

◆ FMC_SDTR2_TWR_2

#define FMC_SDTR2_TWR_2   (0x4UL << FMC_SDTR2_TWR_Pos)

0x00040000

◆ FMC_SDTR2_TWR_Msk

#define FMC_SDTR2_TWR_Msk   (0xFUL << FMC_SDTR2_TWR_Pos)

0x000F0000

◆ FMC_SDTR2_TXSR

#define FMC_SDTR2_TXSR   FMC_SDTR2_TXSR_Msk

TXSR[3:0] bits (Exit self refresh)

◆ FMC_SDTR2_TXSR_0

#define FMC_SDTR2_TXSR_0   (0x1UL << FMC_SDTR2_TXSR_Pos)

0x00000010

◆ FMC_SDTR2_TXSR_1

#define FMC_SDTR2_TXSR_1   (0x2UL << FMC_SDTR2_TXSR_Pos)

0x00000020

◆ FMC_SDTR2_TXSR_2

#define FMC_SDTR2_TXSR_2   (0x4UL << FMC_SDTR2_TXSR_Pos)

0x00000040

◆ FMC_SDTR2_TXSR_3

#define FMC_SDTR2_TXSR_3   (0x8UL << FMC_SDTR2_TXSR_Pos)

0x00000080

◆ FMC_SDTR2_TXSR_Msk

#define FMC_SDTR2_TXSR_Msk   (0xFUL << FMC_SDTR2_TXSR_Pos)

0x000000F0

◆ FMC_SR_FEMPT

#define FMC_SR_FEMPT   FMC_SR_FEMPT_Msk

FIFO empty

◆ FMC_SR_FEMPT_Msk

#define FMC_SR_FEMPT_Msk   (0x1UL << FMC_SR_FEMPT_Pos)

0x00000040

◆ FMC_SR_IFEN

#define FMC_SR_IFEN   FMC_SR_IFEN_Msk

Interrupt Falling Edge detection Enable bit

◆ FMC_SR_IFEN_Msk

#define FMC_SR_IFEN_Msk   (0x1UL << FMC_SR_IFEN_Pos)

0x00000020

◆ FMC_SR_IFS

#define FMC_SR_IFS   FMC_SR_IFS_Msk

Interrupt Falling Edge status

◆ FMC_SR_IFS_Msk

#define FMC_SR_IFS_Msk   (0x1UL << FMC_SR_IFS_Pos)

0x00000004

◆ FMC_SR_ILEN

#define FMC_SR_ILEN   FMC_SR_ILEN_Msk

Interrupt Level detection Enable bit

◆ FMC_SR_ILEN_Msk

#define FMC_SR_ILEN_Msk   (0x1UL << FMC_SR_ILEN_Pos)

0x00000010

◆ FMC_SR_ILS

#define FMC_SR_ILS   FMC_SR_ILS_Msk

Interrupt Level status

◆ FMC_SR_ILS_Msk

#define FMC_SR_ILS_Msk   (0x1UL << FMC_SR_ILS_Pos)

0x00000002

◆ FMC_SR_IREN

#define FMC_SR_IREN   FMC_SR_IREN_Msk

Interrupt Rising Edge detection Enable bit

◆ FMC_SR_IREN_Msk

#define FMC_SR_IREN_Msk   (0x1UL << FMC_SR_IREN_Pos)

0x00000008

◆ FMC_SR_IRS

#define FMC_SR_IRS   FMC_SR_IRS_Msk

Interrupt Rising Edge status

◆ FMC_SR_IRS_Msk

#define FMC_SR_IRS_Msk   (0x1UL << FMC_SR_IRS_Pos)

0x00000001

◆ GPIO_AFRH_AFRH0_0

#define GPIO_AFRH_AFRH0_0   (0x1UL << GPIO_AFRH_AFRH0_Pos)

0x00000001

◆ GPIO_AFRH_AFRH0_1

#define GPIO_AFRH_AFRH0_1   (0x2UL << GPIO_AFRH_AFRH0_Pos)

0x00000002

◆ GPIO_AFRH_AFRH0_2

#define GPIO_AFRH_AFRH0_2   (0x4UL << GPIO_AFRH_AFRH0_Pos)

0x00000004

◆ GPIO_AFRH_AFRH0_3

#define GPIO_AFRH_AFRH0_3   (0x8UL << GPIO_AFRH_AFRH0_Pos)

0x00000008

◆ GPIO_AFRH_AFRH0_Msk

#define GPIO_AFRH_AFRH0_Msk   (0xFUL << GPIO_AFRH_AFRH0_Pos)

0x0000000F

◆ GPIO_AFRH_AFRH1_0

#define GPIO_AFRH_AFRH1_0   (0x1UL << GPIO_AFRH_AFRH1_Pos)

0x00000010

◆ GPIO_AFRH_AFRH1_1

#define GPIO_AFRH_AFRH1_1   (0x2UL << GPIO_AFRH_AFRH1_Pos)

0x00000020

◆ GPIO_AFRH_AFRH1_2

#define GPIO_AFRH_AFRH1_2   (0x4UL << GPIO_AFRH_AFRH1_Pos)

0x00000040

◆ GPIO_AFRH_AFRH1_3

#define GPIO_AFRH_AFRH1_3   (0x8UL << GPIO_AFRH_AFRH1_Pos)

0x00000080

◆ GPIO_AFRH_AFRH1_Msk

#define GPIO_AFRH_AFRH1_Msk   (0xFUL << GPIO_AFRH_AFRH1_Pos)

0x000000F0

◆ GPIO_AFRH_AFRH2_0

#define GPIO_AFRH_AFRH2_0   (0x1UL << GPIO_AFRH_AFRH2_Pos)

0x00000100

◆ GPIO_AFRH_AFRH2_1

#define GPIO_AFRH_AFRH2_1   (0x2UL << GPIO_AFRH_AFRH2_Pos)

0x00000200

◆ GPIO_AFRH_AFRH2_2

#define GPIO_AFRH_AFRH2_2   (0x4UL << GPIO_AFRH_AFRH2_Pos)

0x00000400

◆ GPIO_AFRH_AFRH2_3

#define GPIO_AFRH_AFRH2_3   (0x8UL << GPIO_AFRH_AFRH2_Pos)

0x00000800

◆ GPIO_AFRH_AFRH2_Msk

#define GPIO_AFRH_AFRH2_Msk   (0xFUL << GPIO_AFRH_AFRH2_Pos)

0x00000F00

◆ GPIO_AFRH_AFRH3_0

#define GPIO_AFRH_AFRH3_0   (0x1UL << GPIO_AFRH_AFRH3_Pos)

0x00001000

◆ GPIO_AFRH_AFRH3_1

#define GPIO_AFRH_AFRH3_1   (0x2UL << GPIO_AFRH_AFRH3_Pos)

0x00002000

◆ GPIO_AFRH_AFRH3_2

#define GPIO_AFRH_AFRH3_2   (0x4UL << GPIO_AFRH_AFRH3_Pos)

0x00004000

◆ GPIO_AFRH_AFRH3_3

#define GPIO_AFRH_AFRH3_3   (0x8UL << GPIO_AFRH_AFRH3_Pos)

0x00008000

◆ GPIO_AFRH_AFRH3_Msk

#define GPIO_AFRH_AFRH3_Msk   (0xFUL << GPIO_AFRH_AFRH3_Pos)

0x0000F000

◆ GPIO_AFRH_AFRH4_0

#define GPIO_AFRH_AFRH4_0   (0x1UL << GPIO_AFRH_AFRH4_Pos)

0x00010000

◆ GPIO_AFRH_AFRH4_1

#define GPIO_AFRH_AFRH4_1   (0x2UL << GPIO_AFRH_AFRH4_Pos)

0x00020000

◆ GPIO_AFRH_AFRH4_2

#define GPIO_AFRH_AFRH4_2   (0x4UL << GPIO_AFRH_AFRH4_Pos)

0x00040000

◆ GPIO_AFRH_AFRH4_3

#define GPIO_AFRH_AFRH4_3   (0x8UL << GPIO_AFRH_AFRH4_Pos)

0x00080000

◆ GPIO_AFRH_AFRH4_Msk

#define GPIO_AFRH_AFRH4_Msk   (0xFUL << GPIO_AFRH_AFRH4_Pos)

0x000F0000

◆ GPIO_AFRH_AFRH5_0

#define GPIO_AFRH_AFRH5_0   (0x1UL << GPIO_AFRH_AFRH5_Pos)

0x00100000

◆ GPIO_AFRH_AFRH5_1

#define GPIO_AFRH_AFRH5_1   (0x2UL << GPIO_AFRH_AFRH5_Pos)

0x00200000

◆ GPIO_AFRH_AFRH5_2

#define GPIO_AFRH_AFRH5_2   (0x4UL << GPIO_AFRH_AFRH5_Pos)

0x00400000

◆ GPIO_AFRH_AFRH5_3

#define GPIO_AFRH_AFRH5_3   (0x8UL << GPIO_AFRH_AFRH5_Pos)

0x00800000

◆ GPIO_AFRH_AFRH5_Msk

#define GPIO_AFRH_AFRH5_Msk   (0xFUL << GPIO_AFRH_AFRH5_Pos)

0x00F00000

◆ GPIO_AFRH_AFRH6_0

#define GPIO_AFRH_AFRH6_0   (0x1UL << GPIO_AFRH_AFRH6_Pos)

0x01000000

◆ GPIO_AFRH_AFRH6_1

#define GPIO_AFRH_AFRH6_1   (0x2UL << GPIO_AFRH_AFRH6_Pos)

0x02000000

◆ GPIO_AFRH_AFRH6_2

#define GPIO_AFRH_AFRH6_2   (0x4UL << GPIO_AFRH_AFRH6_Pos)

0x04000000

◆ GPIO_AFRH_AFRH6_3

#define GPIO_AFRH_AFRH6_3   (0x8UL << GPIO_AFRH_AFRH6_Pos)

0x08000000

◆ GPIO_AFRH_AFRH6_Msk

#define GPIO_AFRH_AFRH6_Msk   (0xFUL << GPIO_AFRH_AFRH6_Pos)

0x0F000000

◆ GPIO_AFRH_AFRH7_0

#define GPIO_AFRH_AFRH7_0   (0x1UL << GPIO_AFRH_AFRH7_Pos)

0x10000000

◆ GPIO_AFRH_AFRH7_1

#define GPIO_AFRH_AFRH7_1   (0x2UL << GPIO_AFRH_AFRH7_Pos)

0x20000000

◆ GPIO_AFRH_AFRH7_2

#define GPIO_AFRH_AFRH7_2   (0x4UL << GPIO_AFRH_AFRH7_Pos)

0x40000000

◆ GPIO_AFRH_AFRH7_3

#define GPIO_AFRH_AFRH7_3   (0x8UL << GPIO_AFRH_AFRH7_Pos)

0x80000000

◆ GPIO_AFRH_AFRH7_Msk

#define GPIO_AFRH_AFRH7_Msk   (0xFUL << GPIO_AFRH_AFRH7_Pos)

0xF0000000

◆ GPIO_AFRL_AFRL0_0

#define GPIO_AFRL_AFRL0_0   (0x1UL << GPIO_AFRL_AFRL0_Pos)

0x00000001

◆ GPIO_AFRL_AFRL0_1

#define GPIO_AFRL_AFRL0_1   (0x2UL << GPIO_AFRL_AFRL0_Pos)

0x00000002

◆ GPIO_AFRL_AFRL0_2

#define GPIO_AFRL_AFRL0_2   (0x4UL << GPIO_AFRL_AFRL0_Pos)

0x00000004

◆ GPIO_AFRL_AFRL0_3

#define GPIO_AFRL_AFRL0_3   (0x8UL << GPIO_AFRL_AFRL0_Pos)

0x00000008

◆ GPIO_AFRL_AFRL0_Msk

#define GPIO_AFRL_AFRL0_Msk   (0xFUL << GPIO_AFRL_AFRL0_Pos)

0x0000000F

◆ GPIO_AFRL_AFRL1_0

#define GPIO_AFRL_AFRL1_0   (0x1UL << GPIO_AFRL_AFRL1_Pos)

0x00000010

◆ GPIO_AFRL_AFRL1_1

#define GPIO_AFRL_AFRL1_1   (0x2UL << GPIO_AFRL_AFRL1_Pos)

0x00000020

◆ GPIO_AFRL_AFRL1_2

#define GPIO_AFRL_AFRL1_2   (0x4UL << GPIO_AFRL_AFRL1_Pos)

0x00000040

◆ GPIO_AFRL_AFRL1_3

#define GPIO_AFRL_AFRL1_3   (0x8UL << GPIO_AFRL_AFRL1_Pos)

0x00000080

◆ GPIO_AFRL_AFRL1_Msk

#define GPIO_AFRL_AFRL1_Msk   (0xFUL << GPIO_AFRL_AFRL1_Pos)

0x000000F0

◆ GPIO_AFRL_AFRL2_0

#define GPIO_AFRL_AFRL2_0   (0x1UL << GPIO_AFRL_AFRL2_Pos)

0x00000100

◆ GPIO_AFRL_AFRL2_1

#define GPIO_AFRL_AFRL2_1   (0x2UL << GPIO_AFRL_AFRL2_Pos)

0x00000200

◆ GPIO_AFRL_AFRL2_2

#define GPIO_AFRL_AFRL2_2   (0x4UL << GPIO_AFRL_AFRL2_Pos)

0x00000400

◆ GPIO_AFRL_AFRL2_3

#define GPIO_AFRL_AFRL2_3   (0x8UL << GPIO_AFRL_AFRL2_Pos)

0x00000800

◆ GPIO_AFRL_AFRL2_Msk

#define GPIO_AFRL_AFRL2_Msk   (0xFUL << GPIO_AFRL_AFRL2_Pos)

0x00000F00

◆ GPIO_AFRL_AFRL3_0

#define GPIO_AFRL_AFRL3_0   (0x1UL << GPIO_AFRL_AFRL3_Pos)

0x00001000

◆ GPIO_AFRL_AFRL3_1

#define GPIO_AFRL_AFRL3_1   (0x2UL << GPIO_AFRL_AFRL3_Pos)

0x00002000

◆ GPIO_AFRL_AFRL3_2

#define GPIO_AFRL_AFRL3_2   (0x4UL << GPIO_AFRL_AFRL3_Pos)

0x00004000

◆ GPIO_AFRL_AFRL3_3

#define GPIO_AFRL_AFRL3_3   (0x8UL << GPIO_AFRL_AFRL3_Pos)

0x00008000

◆ GPIO_AFRL_AFRL3_Msk

#define GPIO_AFRL_AFRL3_Msk   (0xFUL << GPIO_AFRL_AFRL3_Pos)

0x0000F000

◆ GPIO_AFRL_AFRL4_0

#define GPIO_AFRL_AFRL4_0   (0x1UL << GPIO_AFRL_AFRL4_Pos)

0x00010000

◆ GPIO_AFRL_AFRL4_1

#define GPIO_AFRL_AFRL4_1   (0x2UL << GPIO_AFRL_AFRL4_Pos)

0x00020000

◆ GPIO_AFRL_AFRL4_2

#define GPIO_AFRL_AFRL4_2   (0x4UL << GPIO_AFRL_AFRL4_Pos)

0x00040000

◆ GPIO_AFRL_AFRL4_3

#define GPIO_AFRL_AFRL4_3   (0x8UL << GPIO_AFRL_AFRL4_Pos)

0x00080000

◆ GPIO_AFRL_AFRL4_Msk

#define GPIO_AFRL_AFRL4_Msk   (0xFUL << GPIO_AFRL_AFRL4_Pos)

0x000F0000

◆ GPIO_AFRL_AFRL5_0

#define GPIO_AFRL_AFRL5_0   (0x1UL << GPIO_AFRL_AFRL5_Pos)

0x00100000

◆ GPIO_AFRL_AFRL5_1

#define GPIO_AFRL_AFRL5_1   (0x2UL << GPIO_AFRL_AFRL5_Pos)

0x00200000

◆ GPIO_AFRL_AFRL5_2

#define GPIO_AFRL_AFRL5_2   (0x4UL << GPIO_AFRL_AFRL5_Pos)

0x00400000

◆ GPIO_AFRL_AFRL5_3

#define GPIO_AFRL_AFRL5_3   (0x8UL << GPIO_AFRL_AFRL5_Pos)

0x00800000

◆ GPIO_AFRL_AFRL5_Msk

#define GPIO_AFRL_AFRL5_Msk   (0xFUL << GPIO_AFRL_AFRL5_Pos)

0x00F00000

◆ GPIO_AFRL_AFRL6_0

#define GPIO_AFRL_AFRL6_0   (0x1UL << GPIO_AFRL_AFRL6_Pos)

0x01000000

◆ GPIO_AFRL_AFRL6_1

#define GPIO_AFRL_AFRL6_1   (0x2UL << GPIO_AFRL_AFRL6_Pos)

0x02000000

◆ GPIO_AFRL_AFRL6_2

#define GPIO_AFRL_AFRL6_2   (0x4UL << GPIO_AFRL_AFRL6_Pos)

0x04000000

◆ GPIO_AFRL_AFRL6_3

#define GPIO_AFRL_AFRL6_3   (0x8UL << GPIO_AFRL_AFRL6_Pos)

0x08000000

◆ GPIO_AFRL_AFRL6_Msk

#define GPIO_AFRL_AFRL6_Msk   (0xFUL << GPIO_AFRL_AFRL6_Pos)

0x0F000000

◆ GPIO_AFRL_AFRL7_0

#define GPIO_AFRL_AFRL7_0   (0x1UL << GPIO_AFRL_AFRL7_Pos)

0x10000000

◆ GPIO_AFRL_AFRL7_1

#define GPIO_AFRL_AFRL7_1   (0x2UL << GPIO_AFRL_AFRL7_Pos)

0x20000000

◆ GPIO_AFRL_AFRL7_2

#define GPIO_AFRL_AFRL7_2   (0x4UL << GPIO_AFRL_AFRL7_Pos)

0x40000000

◆ GPIO_AFRL_AFRL7_3

#define GPIO_AFRL_AFRL7_3   (0x8UL << GPIO_AFRL_AFRL7_Pos)

0x80000000

◆ GPIO_AFRL_AFRL7_Msk

#define GPIO_AFRL_AFRL7_Msk   (0xFUL << GPIO_AFRL_AFRL7_Pos)

0xF0000000

◆ GPIO_BSRR_BR0_Msk

#define GPIO_BSRR_BR0_Msk   (0x1UL << GPIO_BSRR_BR0_Pos)

0x00010000

◆ GPIO_BSRR_BR10_Msk

#define GPIO_BSRR_BR10_Msk   (0x1UL << GPIO_BSRR_BR10_Pos)

0x04000000

◆ GPIO_BSRR_BR11_Msk

#define GPIO_BSRR_BR11_Msk   (0x1UL << GPIO_BSRR_BR11_Pos)

0x08000000

◆ GPIO_BSRR_BR12_Msk

#define GPIO_BSRR_BR12_Msk   (0x1UL << GPIO_BSRR_BR12_Pos)

0x10000000

◆ GPIO_BSRR_BR13_Msk

#define GPIO_BSRR_BR13_Msk   (0x1UL << GPIO_BSRR_BR13_Pos)

0x20000000

◆ GPIO_BSRR_BR14_Msk

#define GPIO_BSRR_BR14_Msk   (0x1UL << GPIO_BSRR_BR14_Pos)

0x40000000

◆ GPIO_BSRR_BR15_Msk

#define GPIO_BSRR_BR15_Msk   (0x1UL << GPIO_BSRR_BR15_Pos)

0x80000000

◆ GPIO_BSRR_BR1_Msk

#define GPIO_BSRR_BR1_Msk   (0x1UL << GPIO_BSRR_BR1_Pos)

0x00020000

◆ GPIO_BSRR_BR2_Msk

#define GPIO_BSRR_BR2_Msk   (0x1UL << GPIO_BSRR_BR2_Pos)

0x00040000

◆ GPIO_BSRR_BR3_Msk

#define GPIO_BSRR_BR3_Msk   (0x1UL << GPIO_BSRR_BR3_Pos)

0x00080000

◆ GPIO_BSRR_BR4_Msk

#define GPIO_BSRR_BR4_Msk   (0x1UL << GPIO_BSRR_BR4_Pos)

0x00100000

◆ GPIO_BSRR_BR5_Msk

#define GPIO_BSRR_BR5_Msk   (0x1UL << GPIO_BSRR_BR5_Pos)

0x00200000

◆ GPIO_BSRR_BR6_Msk

#define GPIO_BSRR_BR6_Msk   (0x1UL << GPIO_BSRR_BR6_Pos)

0x00400000

◆ GPIO_BSRR_BR7_Msk

#define GPIO_BSRR_BR7_Msk   (0x1UL << GPIO_BSRR_BR7_Pos)

0x00800000

◆ GPIO_BSRR_BR8_Msk

#define GPIO_BSRR_BR8_Msk   (0x1UL << GPIO_BSRR_BR8_Pos)

0x01000000

◆ GPIO_BSRR_BR9_Msk

#define GPIO_BSRR_BR9_Msk   (0x1UL << GPIO_BSRR_BR9_Pos)

0x02000000

◆ GPIO_BSRR_BS0_Msk

#define GPIO_BSRR_BS0_Msk   (0x1UL << GPIO_BSRR_BS0_Pos)

0x00000001

◆ GPIO_BSRR_BS10_Msk

#define GPIO_BSRR_BS10_Msk   (0x1UL << GPIO_BSRR_BS10_Pos)

0x00000400

◆ GPIO_BSRR_BS11_Msk

#define GPIO_BSRR_BS11_Msk   (0x1UL << GPIO_BSRR_BS11_Pos)

0x00000800

◆ GPIO_BSRR_BS12_Msk

#define GPIO_BSRR_BS12_Msk   (0x1UL << GPIO_BSRR_BS12_Pos)

0x00001000

◆ GPIO_BSRR_BS13_Msk

#define GPIO_BSRR_BS13_Msk   (0x1UL << GPIO_BSRR_BS13_Pos)

0x00002000

◆ GPIO_BSRR_BS14_Msk

#define GPIO_BSRR_BS14_Msk   (0x1UL << GPIO_BSRR_BS14_Pos)

0x00004000

◆ GPIO_BSRR_BS15_Msk

#define GPIO_BSRR_BS15_Msk   (0x1UL << GPIO_BSRR_BS15_Pos)

0x00008000

◆ GPIO_BSRR_BS1_Msk

#define GPIO_BSRR_BS1_Msk   (0x1UL << GPIO_BSRR_BS1_Pos)

0x00000002

◆ GPIO_BSRR_BS2_Msk

#define GPIO_BSRR_BS2_Msk   (0x1UL << GPIO_BSRR_BS2_Pos)

0x00000004

◆ GPIO_BSRR_BS3_Msk

#define GPIO_BSRR_BS3_Msk   (0x1UL << GPIO_BSRR_BS3_Pos)

0x00000008

◆ GPIO_BSRR_BS4_Msk

#define GPIO_BSRR_BS4_Msk   (0x1UL << GPIO_BSRR_BS4_Pos)

0x00000010

◆ GPIO_BSRR_BS5_Msk

#define GPIO_BSRR_BS5_Msk   (0x1UL << GPIO_BSRR_BS5_Pos)

0x00000020

◆ GPIO_BSRR_BS6_Msk

#define GPIO_BSRR_BS6_Msk   (0x1UL << GPIO_BSRR_BS6_Pos)

0x00000040

◆ GPIO_BSRR_BS7_Msk

#define GPIO_BSRR_BS7_Msk   (0x1UL << GPIO_BSRR_BS7_Pos)

0x00000080

◆ GPIO_BSRR_BS8_Msk

#define GPIO_BSRR_BS8_Msk   (0x1UL << GPIO_BSRR_BS8_Pos)

0x00000100

◆ GPIO_BSRR_BS9_Msk

#define GPIO_BSRR_BS9_Msk   (0x1UL << GPIO_BSRR_BS9_Pos)

0x00000200

◆ GPIO_IDR_ID0_Msk

#define GPIO_IDR_ID0_Msk   (0x1UL << GPIO_IDR_ID0_Pos)

0x00000001

◆ GPIO_IDR_ID10_Msk

#define GPIO_IDR_ID10_Msk   (0x1UL << GPIO_IDR_ID10_Pos)

0x00000400

◆ GPIO_IDR_ID11_Msk

#define GPIO_IDR_ID11_Msk   (0x1UL << GPIO_IDR_ID11_Pos)

0x00000800

◆ GPIO_IDR_ID12_Msk

#define GPIO_IDR_ID12_Msk   (0x1UL << GPIO_IDR_ID12_Pos)

0x00001000

◆ GPIO_IDR_ID13_Msk

#define GPIO_IDR_ID13_Msk   (0x1UL << GPIO_IDR_ID13_Pos)

0x00002000

◆ GPIO_IDR_ID14_Msk

#define GPIO_IDR_ID14_Msk   (0x1UL << GPIO_IDR_ID14_Pos)

0x00004000

◆ GPIO_IDR_ID15_Msk

#define GPIO_IDR_ID15_Msk   (0x1UL << GPIO_IDR_ID15_Pos)

0x00008000

◆ GPIO_IDR_ID1_Msk

#define GPIO_IDR_ID1_Msk   (0x1UL << GPIO_IDR_ID1_Pos)

0x00000002

◆ GPIO_IDR_ID2_Msk

#define GPIO_IDR_ID2_Msk   (0x1UL << GPIO_IDR_ID2_Pos)

0x00000004

◆ GPIO_IDR_ID3_Msk

#define GPIO_IDR_ID3_Msk   (0x1UL << GPIO_IDR_ID3_Pos)

0x00000008

◆ GPIO_IDR_ID4_Msk

#define GPIO_IDR_ID4_Msk   (0x1UL << GPIO_IDR_ID4_Pos)

0x00000010

◆ GPIO_IDR_ID5_Msk

#define GPIO_IDR_ID5_Msk   (0x1UL << GPIO_IDR_ID5_Pos)

0x00000020

◆ GPIO_IDR_ID6_Msk

#define GPIO_IDR_ID6_Msk   (0x1UL << GPIO_IDR_ID6_Pos)

0x00000040

◆ GPIO_IDR_ID7_Msk

#define GPIO_IDR_ID7_Msk   (0x1UL << GPIO_IDR_ID7_Pos)

0x00000080

◆ GPIO_IDR_ID8_Msk

#define GPIO_IDR_ID8_Msk   (0x1UL << GPIO_IDR_ID8_Pos)

0x00000100

◆ GPIO_IDR_ID9_Msk

#define GPIO_IDR_ID9_Msk   (0x1UL << GPIO_IDR_ID9_Pos)

0x00000200

◆ GPIO_LCKR_LCK0_Msk

#define GPIO_LCKR_LCK0_Msk   (0x1UL << GPIO_LCKR_LCK0_Pos)

0x00000001

◆ GPIO_LCKR_LCK10_Msk

#define GPIO_LCKR_LCK10_Msk   (0x1UL << GPIO_LCKR_LCK10_Pos)

0x00000400

◆ GPIO_LCKR_LCK11_Msk

#define GPIO_LCKR_LCK11_Msk   (0x1UL << GPIO_LCKR_LCK11_Pos)

0x00000800

◆ GPIO_LCKR_LCK12_Msk

#define GPIO_LCKR_LCK12_Msk   (0x1UL << GPIO_LCKR_LCK12_Pos)

0x00001000

◆ GPIO_LCKR_LCK13_Msk

#define GPIO_LCKR_LCK13_Msk   (0x1UL << GPIO_LCKR_LCK13_Pos)

0x00002000

◆ GPIO_LCKR_LCK14_Msk

#define GPIO_LCKR_LCK14_Msk   (0x1UL << GPIO_LCKR_LCK14_Pos)

0x00004000

◆ GPIO_LCKR_LCK15_Msk

#define GPIO_LCKR_LCK15_Msk   (0x1UL << GPIO_LCKR_LCK15_Pos)

0x00008000

◆ GPIO_LCKR_LCK1_Msk

#define GPIO_LCKR_LCK1_Msk   (0x1UL << GPIO_LCKR_LCK1_Pos)

0x00000002

◆ GPIO_LCKR_LCK2_Msk

#define GPIO_LCKR_LCK2_Msk   (0x1UL << GPIO_LCKR_LCK2_Pos)

0x00000004

◆ GPIO_LCKR_LCK3_Msk

#define GPIO_LCKR_LCK3_Msk   (0x1UL << GPIO_LCKR_LCK3_Pos)

0x00000008

◆ GPIO_LCKR_LCK4_Msk

#define GPIO_LCKR_LCK4_Msk   (0x1UL << GPIO_LCKR_LCK4_Pos)

0x00000010

◆ GPIO_LCKR_LCK5_Msk

#define GPIO_LCKR_LCK5_Msk   (0x1UL << GPIO_LCKR_LCK5_Pos)

0x00000020

◆ GPIO_LCKR_LCK6_Msk

#define GPIO_LCKR_LCK6_Msk   (0x1UL << GPIO_LCKR_LCK6_Pos)

0x00000040

◆ GPIO_LCKR_LCK7_Msk

#define GPIO_LCKR_LCK7_Msk   (0x1UL << GPIO_LCKR_LCK7_Pos)

0x00000080

◆ GPIO_LCKR_LCK8_Msk

#define GPIO_LCKR_LCK8_Msk   (0x1UL << GPIO_LCKR_LCK8_Pos)

0x00000100

◆ GPIO_LCKR_LCK9_Msk

#define GPIO_LCKR_LCK9_Msk   (0x1UL << GPIO_LCKR_LCK9_Pos)

0x00000200

◆ GPIO_LCKR_LCKK_Msk

#define GPIO_LCKR_LCKK_Msk   (0x1UL << GPIO_LCKR_LCKK_Pos)

0x00010000

◆ GPIO_MODER_MODER0_0

#define GPIO_MODER_MODER0_0   (0x1UL << GPIO_MODER_MODER0_Pos)

0x00000001

◆ GPIO_MODER_MODER0_1

#define GPIO_MODER_MODER0_1   (0x2UL << GPIO_MODER_MODER0_Pos)

0x00000002

◆ GPIO_MODER_MODER0_Msk

#define GPIO_MODER_MODER0_Msk   (0x3UL << GPIO_MODER_MODER0_Pos)

0x00000003

◆ GPIO_MODER_MODER10_0

#define GPIO_MODER_MODER10_0   (0x1UL << GPIO_MODER_MODER10_Pos)

0x00100000

◆ GPIO_MODER_MODER10_1

#define GPIO_MODER_MODER10_1   (0x2UL << GPIO_MODER_MODER10_Pos)

0x00200000

◆ GPIO_MODER_MODER10_Msk

#define GPIO_MODER_MODER10_Msk   (0x3UL << GPIO_MODER_MODER10_Pos)

0x00300000

◆ GPIO_MODER_MODER11_0

#define GPIO_MODER_MODER11_0   (0x1UL << GPIO_MODER_MODER11_Pos)

0x00400000

◆ GPIO_MODER_MODER11_1

#define GPIO_MODER_MODER11_1   (0x2UL << GPIO_MODER_MODER11_Pos)

0x00800000

◆ GPIO_MODER_MODER11_Msk

#define GPIO_MODER_MODER11_Msk   (0x3UL << GPIO_MODER_MODER11_Pos)

0x00C00000

◆ GPIO_MODER_MODER12_0

#define GPIO_MODER_MODER12_0   (0x1UL << GPIO_MODER_MODER12_Pos)

0x01000000

◆ GPIO_MODER_MODER12_1

#define GPIO_MODER_MODER12_1   (0x2UL << GPIO_MODER_MODER12_Pos)

0x02000000

◆ GPIO_MODER_MODER12_Msk

#define GPIO_MODER_MODER12_Msk   (0x3UL << GPIO_MODER_MODER12_Pos)

0x03000000

◆ GPIO_MODER_MODER13_0

#define GPIO_MODER_MODER13_0   (0x1UL << GPIO_MODER_MODER13_Pos)

0x04000000

◆ GPIO_MODER_MODER13_1

#define GPIO_MODER_MODER13_1   (0x2UL << GPIO_MODER_MODER13_Pos)

0x08000000

◆ GPIO_MODER_MODER13_Msk

#define GPIO_MODER_MODER13_Msk   (0x3UL << GPIO_MODER_MODER13_Pos)

0x0C000000

◆ GPIO_MODER_MODER14_0

#define GPIO_MODER_MODER14_0   (0x1UL << GPIO_MODER_MODER14_Pos)

0x10000000

◆ GPIO_MODER_MODER14_1

#define GPIO_MODER_MODER14_1   (0x2UL << GPIO_MODER_MODER14_Pos)

0x20000000

◆ GPIO_MODER_MODER14_Msk

#define GPIO_MODER_MODER14_Msk   (0x3UL << GPIO_MODER_MODER14_Pos)

0x30000000

◆ GPIO_MODER_MODER15_0

#define GPIO_MODER_MODER15_0   (0x1UL << GPIO_MODER_MODER15_Pos)

0x40000000

◆ GPIO_MODER_MODER15_1

#define GPIO_MODER_MODER15_1   (0x2UL << GPIO_MODER_MODER15_Pos)

0x80000000

◆ GPIO_MODER_MODER15_Msk

#define GPIO_MODER_MODER15_Msk   (0x3UL << GPIO_MODER_MODER15_Pos)

0xC0000000

◆ GPIO_MODER_MODER1_0

#define GPIO_MODER_MODER1_0   (0x1UL << GPIO_MODER_MODER1_Pos)

0x00000004

◆ GPIO_MODER_MODER1_1

#define GPIO_MODER_MODER1_1   (0x2UL << GPIO_MODER_MODER1_Pos)

0x00000008

◆ GPIO_MODER_MODER1_Msk

#define GPIO_MODER_MODER1_Msk   (0x3UL << GPIO_MODER_MODER1_Pos)

0x0000000C

◆ GPIO_MODER_MODER2_0

#define GPIO_MODER_MODER2_0   (0x1UL << GPIO_MODER_MODER2_Pos)

0x00000010

◆ GPIO_MODER_MODER2_1

#define GPIO_MODER_MODER2_1   (0x2UL << GPIO_MODER_MODER2_Pos)

0x00000020

◆ GPIO_MODER_MODER2_Msk

#define GPIO_MODER_MODER2_Msk   (0x3UL << GPIO_MODER_MODER2_Pos)

0x00000030

◆ GPIO_MODER_MODER3_0

#define GPIO_MODER_MODER3_0   (0x1UL << GPIO_MODER_MODER3_Pos)

0x00000040

◆ GPIO_MODER_MODER3_1

#define GPIO_MODER_MODER3_1   (0x2UL << GPIO_MODER_MODER3_Pos)

0x00000080

◆ GPIO_MODER_MODER3_Msk

#define GPIO_MODER_MODER3_Msk   (0x3UL << GPIO_MODER_MODER3_Pos)

0x000000C0

◆ GPIO_MODER_MODER4_0

#define GPIO_MODER_MODER4_0   (0x1UL << GPIO_MODER_MODER4_Pos)

0x00000100

◆ GPIO_MODER_MODER4_1

#define GPIO_MODER_MODER4_1   (0x2UL << GPIO_MODER_MODER4_Pos)

0x00000200

◆ GPIO_MODER_MODER4_Msk

#define GPIO_MODER_MODER4_Msk   (0x3UL << GPIO_MODER_MODER4_Pos)

0x00000300

◆ GPIO_MODER_MODER5_0

#define GPIO_MODER_MODER5_0   (0x1UL << GPIO_MODER_MODER5_Pos)

0x00000400

◆ GPIO_MODER_MODER5_1

#define GPIO_MODER_MODER5_1   (0x2UL << GPIO_MODER_MODER5_Pos)

0x00000800

◆ GPIO_MODER_MODER5_Msk

#define GPIO_MODER_MODER5_Msk   (0x3UL << GPIO_MODER_MODER5_Pos)

0x00000C00

◆ GPIO_MODER_MODER6_0

#define GPIO_MODER_MODER6_0   (0x1UL << GPIO_MODER_MODER6_Pos)

0x00001000

◆ GPIO_MODER_MODER6_1

#define GPIO_MODER_MODER6_1   (0x2UL << GPIO_MODER_MODER6_Pos)

0x00002000

◆ GPIO_MODER_MODER6_Msk

#define GPIO_MODER_MODER6_Msk   (0x3UL << GPIO_MODER_MODER6_Pos)

0x00003000

◆ GPIO_MODER_MODER7_0

#define GPIO_MODER_MODER7_0   (0x1UL << GPIO_MODER_MODER7_Pos)

0x00004000

◆ GPIO_MODER_MODER7_1

#define GPIO_MODER_MODER7_1   (0x2UL << GPIO_MODER_MODER7_Pos)

0x00008000

◆ GPIO_MODER_MODER7_Msk

#define GPIO_MODER_MODER7_Msk   (0x3UL << GPIO_MODER_MODER7_Pos)

0x0000C000

◆ GPIO_MODER_MODER8_0

#define GPIO_MODER_MODER8_0   (0x1UL << GPIO_MODER_MODER8_Pos)

0x00010000

◆ GPIO_MODER_MODER8_1

#define GPIO_MODER_MODER8_1   (0x2UL << GPIO_MODER_MODER8_Pos)

0x00020000

◆ GPIO_MODER_MODER8_Msk

#define GPIO_MODER_MODER8_Msk   (0x3UL << GPIO_MODER_MODER8_Pos)

0x00030000

◆ GPIO_MODER_MODER9_0

#define GPIO_MODER_MODER9_0   (0x1UL << GPIO_MODER_MODER9_Pos)

0x00040000

◆ GPIO_MODER_MODER9_1

#define GPIO_MODER_MODER9_1   (0x2UL << GPIO_MODER_MODER9_Pos)

0x00080000

◆ GPIO_MODER_MODER9_Msk

#define GPIO_MODER_MODER9_Msk   (0x3UL << GPIO_MODER_MODER9_Pos)

0x000C0000

◆ GPIO_ODR_OD0_Msk

#define GPIO_ODR_OD0_Msk   (0x1UL << GPIO_ODR_OD0_Pos)

0x00000001

◆ GPIO_ODR_OD10_Msk

#define GPIO_ODR_OD10_Msk   (0x1UL << GPIO_ODR_OD10_Pos)

0x00000400

◆ GPIO_ODR_OD11_Msk

#define GPIO_ODR_OD11_Msk   (0x1UL << GPIO_ODR_OD11_Pos)

0x00000800

◆ GPIO_ODR_OD12_Msk

#define GPIO_ODR_OD12_Msk   (0x1UL << GPIO_ODR_OD12_Pos)

0x00001000

◆ GPIO_ODR_OD13_Msk

#define GPIO_ODR_OD13_Msk   (0x1UL << GPIO_ODR_OD13_Pos)

0x00002000

◆ GPIO_ODR_OD14_Msk

#define GPIO_ODR_OD14_Msk   (0x1UL << GPIO_ODR_OD14_Pos)

0x00004000

◆ GPIO_ODR_OD15_Msk

#define GPIO_ODR_OD15_Msk   (0x1UL << GPIO_ODR_OD15_Pos)

0x00008000

◆ GPIO_ODR_OD1_Msk

#define GPIO_ODR_OD1_Msk   (0x1UL << GPIO_ODR_OD1_Pos)

0x00000002

◆ GPIO_ODR_OD2_Msk

#define GPIO_ODR_OD2_Msk   (0x1UL << GPIO_ODR_OD2_Pos)

0x00000004

◆ GPIO_ODR_OD3_Msk

#define GPIO_ODR_OD3_Msk   (0x1UL << GPIO_ODR_OD3_Pos)

0x00000008

◆ GPIO_ODR_OD4_Msk

#define GPIO_ODR_OD4_Msk   (0x1UL << GPIO_ODR_OD4_Pos)

0x00000010

◆ GPIO_ODR_OD5_Msk

#define GPIO_ODR_OD5_Msk   (0x1UL << GPIO_ODR_OD5_Pos)

0x00000020

◆ GPIO_ODR_OD6_Msk

#define GPIO_ODR_OD6_Msk   (0x1UL << GPIO_ODR_OD6_Pos)

0x00000040

◆ GPIO_ODR_OD7_Msk

#define GPIO_ODR_OD7_Msk   (0x1UL << GPIO_ODR_OD7_Pos)

0x00000080

◆ GPIO_ODR_OD8_Msk

#define GPIO_ODR_OD8_Msk   (0x1UL << GPIO_ODR_OD8_Pos)

0x00000100

◆ GPIO_ODR_OD9_Msk

#define GPIO_ODR_OD9_Msk   (0x1UL << GPIO_ODR_OD9_Pos)

0x00000200

◆ GPIO_OSPEEDR_OSPEEDR0_0

#define GPIO_OSPEEDR_OSPEEDR0_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)

0x00000001

◆ GPIO_OSPEEDR_OSPEEDR0_1

#define GPIO_OSPEEDR_OSPEEDR0_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)

0x00000002

◆ GPIO_OSPEEDR_OSPEEDR0_Msk

#define GPIO_OSPEEDR_OSPEEDR0_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)

0x00000003

◆ GPIO_OSPEEDR_OSPEEDR10_0

#define GPIO_OSPEEDR_OSPEEDR10_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos)

0x00100000

◆ GPIO_OSPEEDR_OSPEEDR10_1

#define GPIO_OSPEEDR_OSPEEDR10_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos)

0x00200000

◆ GPIO_OSPEEDR_OSPEEDR10_Msk

#define GPIO_OSPEEDR_OSPEEDR10_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos)

0x00300000

◆ GPIO_OSPEEDR_OSPEEDR11_0

#define GPIO_OSPEEDR_OSPEEDR11_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos)

0x00400000

◆ GPIO_OSPEEDR_OSPEEDR11_1

#define GPIO_OSPEEDR_OSPEEDR11_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos)

0x00800000

◆ GPIO_OSPEEDR_OSPEEDR11_Msk

#define GPIO_OSPEEDR_OSPEEDR11_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos)

0x00C00000

◆ GPIO_OSPEEDR_OSPEEDR12_0

#define GPIO_OSPEEDR_OSPEEDR12_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos)

0x01000000

◆ GPIO_OSPEEDR_OSPEEDR12_1

#define GPIO_OSPEEDR_OSPEEDR12_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos)

0x02000000

◆ GPIO_OSPEEDR_OSPEEDR12_Msk

#define GPIO_OSPEEDR_OSPEEDR12_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos)

0x03000000

◆ GPIO_OSPEEDR_OSPEEDR13_0

#define GPIO_OSPEEDR_OSPEEDR13_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos)

0x04000000

◆ GPIO_OSPEEDR_OSPEEDR13_1

#define GPIO_OSPEEDR_OSPEEDR13_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos)

0x08000000

◆ GPIO_OSPEEDR_OSPEEDR13_Msk

#define GPIO_OSPEEDR_OSPEEDR13_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos)

0x0C000000

◆ GPIO_OSPEEDR_OSPEEDR14_0

#define GPIO_OSPEEDR_OSPEEDR14_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos)

0x10000000

◆ GPIO_OSPEEDR_OSPEEDR14_1

#define GPIO_OSPEEDR_OSPEEDR14_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos)

0x20000000

◆ GPIO_OSPEEDR_OSPEEDR14_Msk

#define GPIO_OSPEEDR_OSPEEDR14_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos)

0x30000000

◆ GPIO_OSPEEDR_OSPEEDR15_0

#define GPIO_OSPEEDR_OSPEEDR15_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos)

0x40000000

◆ GPIO_OSPEEDR_OSPEEDR15_1

#define GPIO_OSPEEDR_OSPEEDR15_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos)

0x80000000

◆ GPIO_OSPEEDR_OSPEEDR15_Msk

#define GPIO_OSPEEDR_OSPEEDR15_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos)

0xC0000000

◆ GPIO_OSPEEDR_OSPEEDR1_0

#define GPIO_OSPEEDR_OSPEEDR1_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)

0x00000004

◆ GPIO_OSPEEDR_OSPEEDR1_1

#define GPIO_OSPEEDR_OSPEEDR1_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)

0x00000008

◆ GPIO_OSPEEDR_OSPEEDR1_Msk

#define GPIO_OSPEEDR_OSPEEDR1_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)

0x0000000C

◆ GPIO_OSPEEDR_OSPEEDR2_0

#define GPIO_OSPEEDR_OSPEEDR2_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)

0x00000010

◆ GPIO_OSPEEDR_OSPEEDR2_1

#define GPIO_OSPEEDR_OSPEEDR2_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)

0x00000020

◆ GPIO_OSPEEDR_OSPEEDR2_Msk

#define GPIO_OSPEEDR_OSPEEDR2_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)

0x00000030

◆ GPIO_OSPEEDR_OSPEEDR3_0

#define GPIO_OSPEEDR_OSPEEDR3_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)

0x00000040

◆ GPIO_OSPEEDR_OSPEEDR3_1

#define GPIO_OSPEEDR_OSPEEDR3_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)

0x00000080

◆ GPIO_OSPEEDR_OSPEEDR3_Msk

#define GPIO_OSPEEDR_OSPEEDR3_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)

0x000000C0

◆ GPIO_OSPEEDR_OSPEEDR4_0

#define GPIO_OSPEEDR_OSPEEDR4_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)

0x00000100

◆ GPIO_OSPEEDR_OSPEEDR4_1

#define GPIO_OSPEEDR_OSPEEDR4_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)

0x00000200

◆ GPIO_OSPEEDR_OSPEEDR4_Msk

#define GPIO_OSPEEDR_OSPEEDR4_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)

0x00000300

◆ GPIO_OSPEEDR_OSPEEDR5_0

#define GPIO_OSPEEDR_OSPEEDR5_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)

0x00000400

◆ GPIO_OSPEEDR_OSPEEDR5_1

#define GPIO_OSPEEDR_OSPEEDR5_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)

0x00000800

◆ GPIO_OSPEEDR_OSPEEDR5_Msk

#define GPIO_OSPEEDR_OSPEEDR5_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)

0x00000C00

◆ GPIO_OSPEEDR_OSPEEDR6_0

#define GPIO_OSPEEDR_OSPEEDR6_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)

0x00001000

◆ GPIO_OSPEEDR_OSPEEDR6_1

#define GPIO_OSPEEDR_OSPEEDR6_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)

0x00002000

◆ GPIO_OSPEEDR_OSPEEDR6_Msk

#define GPIO_OSPEEDR_OSPEEDR6_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)

0x00003000

◆ GPIO_OSPEEDR_OSPEEDR7_0

#define GPIO_OSPEEDR_OSPEEDR7_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)

0x00004000

◆ GPIO_OSPEEDR_OSPEEDR7_1

#define GPIO_OSPEEDR_OSPEEDR7_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)

0x00008000

◆ GPIO_OSPEEDR_OSPEEDR7_Msk

#define GPIO_OSPEEDR_OSPEEDR7_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)

0x0000C000

◆ GPIO_OSPEEDR_OSPEEDR8_0

#define GPIO_OSPEEDR_OSPEEDR8_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)

0x00010000

◆ GPIO_OSPEEDR_OSPEEDR8_1

#define GPIO_OSPEEDR_OSPEEDR8_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)

0x00020000

◆ GPIO_OSPEEDR_OSPEEDR8_Msk

#define GPIO_OSPEEDR_OSPEEDR8_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)

0x00030000

◆ GPIO_OSPEEDR_OSPEEDR9_0

#define GPIO_OSPEEDR_OSPEEDR9_0   (0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)

0x00040000

◆ GPIO_OSPEEDR_OSPEEDR9_1

#define GPIO_OSPEEDR_OSPEEDR9_1   (0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)

0x00080000

◆ GPIO_OSPEEDR_OSPEEDR9_Msk

#define GPIO_OSPEEDR_OSPEEDR9_Msk   (0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)

0x000C0000

◆ GPIO_OTYPER_OT0_Msk

#define GPIO_OTYPER_OT0_Msk   (0x1UL << GPIO_OTYPER_OT0_Pos)

0x00000001

◆ GPIO_OTYPER_OT10_Msk

#define GPIO_OTYPER_OT10_Msk   (0x1UL << GPIO_OTYPER_OT10_Pos)

0x00000400

◆ GPIO_OTYPER_OT11_Msk

#define GPIO_OTYPER_OT11_Msk   (0x1UL << GPIO_OTYPER_OT11_Pos)

0x00000800

◆ GPIO_OTYPER_OT12_Msk

#define GPIO_OTYPER_OT12_Msk   (0x1UL << GPIO_OTYPER_OT12_Pos)

0x00001000

◆ GPIO_OTYPER_OT13_Msk

#define GPIO_OTYPER_OT13_Msk   (0x1UL << GPIO_OTYPER_OT13_Pos)

0x00002000

◆ GPIO_OTYPER_OT14_Msk

#define GPIO_OTYPER_OT14_Msk   (0x1UL << GPIO_OTYPER_OT14_Pos)

0x00004000

◆ GPIO_OTYPER_OT15_Msk

#define GPIO_OTYPER_OT15_Msk   (0x1UL << GPIO_OTYPER_OT15_Pos)

0x00008000

◆ GPIO_OTYPER_OT1_Msk

#define GPIO_OTYPER_OT1_Msk   (0x1UL << GPIO_OTYPER_OT1_Pos)

0x00000002

◆ GPIO_OTYPER_OT2_Msk

#define GPIO_OTYPER_OT2_Msk   (0x1UL << GPIO_OTYPER_OT2_Pos)

0x00000004

◆ GPIO_OTYPER_OT3_Msk

#define GPIO_OTYPER_OT3_Msk   (0x1UL << GPIO_OTYPER_OT3_Pos)

0x00000008

◆ GPIO_OTYPER_OT4_Msk

#define GPIO_OTYPER_OT4_Msk   (0x1UL << GPIO_OTYPER_OT4_Pos)

0x00000010

◆ GPIO_OTYPER_OT5_Msk

#define GPIO_OTYPER_OT5_Msk   (0x1UL << GPIO_OTYPER_OT5_Pos)

0x00000020

◆ GPIO_OTYPER_OT6_Msk

#define GPIO_OTYPER_OT6_Msk   (0x1UL << GPIO_OTYPER_OT6_Pos)

0x00000040

◆ GPIO_OTYPER_OT7_Msk

#define GPIO_OTYPER_OT7_Msk   (0x1UL << GPIO_OTYPER_OT7_Pos)

0x00000080

◆ GPIO_OTYPER_OT8_Msk

#define GPIO_OTYPER_OT8_Msk   (0x1UL << GPIO_OTYPER_OT8_Pos)

0x00000100

◆ GPIO_OTYPER_OT9_Msk

#define GPIO_OTYPER_OT9_Msk   (0x1UL << GPIO_OTYPER_OT9_Pos)

0x00000200

◆ GPIO_PUPDR_PUPDR0_0

#define GPIO_PUPDR_PUPDR0_0   (0x1UL << GPIO_PUPDR_PUPDR0_Pos)

0x00000001

◆ GPIO_PUPDR_PUPDR0_1

#define GPIO_PUPDR_PUPDR0_1   (0x2UL << GPIO_PUPDR_PUPDR0_Pos)

0x00000002

◆ GPIO_PUPDR_PUPDR0_Msk

#define GPIO_PUPDR_PUPDR0_Msk   (0x3UL << GPIO_PUPDR_PUPDR0_Pos)

0x00000003

◆ GPIO_PUPDR_PUPDR10_0

#define GPIO_PUPDR_PUPDR10_0   (0x1UL << GPIO_PUPDR_PUPDR10_Pos)

0x00100000

◆ GPIO_PUPDR_PUPDR10_1

#define GPIO_PUPDR_PUPDR10_1   (0x2UL << GPIO_PUPDR_PUPDR10_Pos)

0x00200000

◆ GPIO_PUPDR_PUPDR10_Msk

#define GPIO_PUPDR_PUPDR10_Msk   (0x3UL << GPIO_PUPDR_PUPDR10_Pos)

0x00300000

◆ GPIO_PUPDR_PUPDR11_0

#define GPIO_PUPDR_PUPDR11_0   (0x1UL << GPIO_PUPDR_PUPDR11_Pos)

0x00400000

◆ GPIO_PUPDR_PUPDR11_1

#define GPIO_PUPDR_PUPDR11_1   (0x2UL << GPIO_PUPDR_PUPDR11_Pos)

0x00800000

◆ GPIO_PUPDR_PUPDR11_Msk

#define GPIO_PUPDR_PUPDR11_Msk   (0x3UL << GPIO_PUPDR_PUPDR11_Pos)

0x00C00000

◆ GPIO_PUPDR_PUPDR12_0

#define GPIO_PUPDR_PUPDR12_0   (0x1UL << GPIO_PUPDR_PUPDR12_Pos)

0x01000000

◆ GPIO_PUPDR_PUPDR12_1

#define GPIO_PUPDR_PUPDR12_1   (0x2UL << GPIO_PUPDR_PUPDR12_Pos)

0x02000000

◆ GPIO_PUPDR_PUPDR12_Msk

#define GPIO_PUPDR_PUPDR12_Msk   (0x3UL << GPIO_PUPDR_PUPDR12_Pos)

0x03000000

◆ GPIO_PUPDR_PUPDR13_0

#define GPIO_PUPDR_PUPDR13_0   (0x1UL << GPIO_PUPDR_PUPDR13_Pos)

0x04000000

◆ GPIO_PUPDR_PUPDR13_1

#define GPIO_PUPDR_PUPDR13_1   (0x2UL << GPIO_PUPDR_PUPDR13_Pos)

0x08000000

◆ GPIO_PUPDR_PUPDR13_Msk

#define GPIO_PUPDR_PUPDR13_Msk   (0x3UL << GPIO_PUPDR_PUPDR13_Pos)

0x0C000000

◆ GPIO_PUPDR_PUPDR14_0

#define GPIO_PUPDR_PUPDR14_0   (0x1UL << GPIO_PUPDR_PUPDR14_Pos)

0x10000000

◆ GPIO_PUPDR_PUPDR14_1

#define GPIO_PUPDR_PUPDR14_1   (0x2UL << GPIO_PUPDR_PUPDR14_Pos)

0x20000000

◆ GPIO_PUPDR_PUPDR14_Msk

#define GPIO_PUPDR_PUPDR14_Msk   (0x3UL << GPIO_PUPDR_PUPDR14_Pos)

0x30000000

◆ GPIO_PUPDR_PUPDR15_0

#define GPIO_PUPDR_PUPDR15_0   (0x1UL << GPIO_PUPDR_PUPDR15_Pos)

0x40000000

◆ GPIO_PUPDR_PUPDR15_1

#define GPIO_PUPDR_PUPDR15_1   (0x2UL << GPIO_PUPDR_PUPDR15_Pos)

0x80000000

◆ GPIO_PUPDR_PUPDR15_Msk

#define GPIO_PUPDR_PUPDR15_Msk   (0x3UL << GPIO_PUPDR_PUPDR15_Pos)

0xC0000000

◆ GPIO_PUPDR_PUPDR1_0

#define GPIO_PUPDR_PUPDR1_0   (0x1UL << GPIO_PUPDR_PUPDR1_Pos)

0x00000004

◆ GPIO_PUPDR_PUPDR1_1

#define GPIO_PUPDR_PUPDR1_1   (0x2UL << GPIO_PUPDR_PUPDR1_Pos)

0x00000008

◆ GPIO_PUPDR_PUPDR1_Msk

#define GPIO_PUPDR_PUPDR1_Msk   (0x3UL << GPIO_PUPDR_PUPDR1_Pos)

0x0000000C

◆ GPIO_PUPDR_PUPDR2_0

#define GPIO_PUPDR_PUPDR2_0   (0x1UL << GPIO_PUPDR_PUPDR2_Pos)

0x00000010

◆ GPIO_PUPDR_PUPDR2_1

#define GPIO_PUPDR_PUPDR2_1   (0x2UL << GPIO_PUPDR_PUPDR2_Pos)

0x00000020

◆ GPIO_PUPDR_PUPDR2_Msk

#define GPIO_PUPDR_PUPDR2_Msk   (0x3UL << GPIO_PUPDR_PUPDR2_Pos)

0x00000030

◆ GPIO_PUPDR_PUPDR3_0

#define GPIO_PUPDR_PUPDR3_0   (0x1UL << GPIO_PUPDR_PUPDR3_Pos)

0x00000040

◆ GPIO_PUPDR_PUPDR3_1

#define GPIO_PUPDR_PUPDR3_1   (0x2UL << GPIO_PUPDR_PUPDR3_Pos)

0x00000080

◆ GPIO_PUPDR_PUPDR3_Msk

#define GPIO_PUPDR_PUPDR3_Msk   (0x3UL << GPIO_PUPDR_PUPDR3_Pos)

0x000000C0

◆ GPIO_PUPDR_PUPDR4_0

#define GPIO_PUPDR_PUPDR4_0   (0x1UL << GPIO_PUPDR_PUPDR4_Pos)

0x00000100

◆ GPIO_PUPDR_PUPDR4_1

#define GPIO_PUPDR_PUPDR4_1   (0x2UL << GPIO_PUPDR_PUPDR4_Pos)

0x00000200

◆ GPIO_PUPDR_PUPDR4_Msk

#define GPIO_PUPDR_PUPDR4_Msk   (0x3UL << GPIO_PUPDR_PUPDR4_Pos)

0x00000300

◆ GPIO_PUPDR_PUPDR5_0

#define GPIO_PUPDR_PUPDR5_0   (0x1UL << GPIO_PUPDR_PUPDR5_Pos)

0x00000400

◆ GPIO_PUPDR_PUPDR5_1

#define GPIO_PUPDR_PUPDR5_1   (0x2UL << GPIO_PUPDR_PUPDR5_Pos)

0x00000800

◆ GPIO_PUPDR_PUPDR5_Msk

#define GPIO_PUPDR_PUPDR5_Msk   (0x3UL << GPIO_PUPDR_PUPDR5_Pos)

0x00000C00

◆ GPIO_PUPDR_PUPDR6_0

#define GPIO_PUPDR_PUPDR6_0   (0x1UL << GPIO_PUPDR_PUPDR6_Pos)

0x00001000

◆ GPIO_PUPDR_PUPDR6_1

#define GPIO_PUPDR_PUPDR6_1   (0x2UL << GPIO_PUPDR_PUPDR6_Pos)

0x00002000

◆ GPIO_PUPDR_PUPDR6_Msk

#define GPIO_PUPDR_PUPDR6_Msk   (0x3UL << GPIO_PUPDR_PUPDR6_Pos)

0x00003000

◆ GPIO_PUPDR_PUPDR7_0

#define GPIO_PUPDR_PUPDR7_0   (0x1UL << GPIO_PUPDR_PUPDR7_Pos)

0x00004000

◆ GPIO_PUPDR_PUPDR7_1

#define GPIO_PUPDR_PUPDR7_1   (0x2UL << GPIO_PUPDR_PUPDR7_Pos)

0x00008000

◆ GPIO_PUPDR_PUPDR7_Msk

#define GPIO_PUPDR_PUPDR7_Msk   (0x3UL << GPIO_PUPDR_PUPDR7_Pos)

0x0000C000

◆ GPIO_PUPDR_PUPDR8_0

#define GPIO_PUPDR_PUPDR8_0   (0x1UL << GPIO_PUPDR_PUPDR8_Pos)

0x00010000

◆ GPIO_PUPDR_PUPDR8_1

#define GPIO_PUPDR_PUPDR8_1   (0x2UL << GPIO_PUPDR_PUPDR8_Pos)

0x00020000

◆ GPIO_PUPDR_PUPDR8_Msk

#define GPIO_PUPDR_PUPDR8_Msk   (0x3UL << GPIO_PUPDR_PUPDR8_Pos)

0x00030000

◆ GPIO_PUPDR_PUPDR9_0

#define GPIO_PUPDR_PUPDR9_0   (0x1UL << GPIO_PUPDR_PUPDR9_Pos)

0x00040000

◆ GPIO_PUPDR_PUPDR9_1

#define GPIO_PUPDR_PUPDR9_1   (0x2UL << GPIO_PUPDR_PUPDR9_Pos)

0x00080000

◆ GPIO_PUPDR_PUPDR9_Msk

#define GPIO_PUPDR_PUPDR9_Msk   (0x3UL << GPIO_PUPDR_PUPDR9_Pos)

0x000C0000

◆ I2C_CR1_ADDRIE

#define I2C_CR1_ADDRIE   I2C_CR1_ADDRIE_Msk

Address match interrupt enable

◆ I2C_CR1_ADDRIE_Msk

#define I2C_CR1_ADDRIE_Msk   (0x1UL << I2C_CR1_ADDRIE_Pos)

0x00000008

◆ I2C_CR1_ALERTEN

#define I2C_CR1_ALERTEN   I2C_CR1_ALERTEN_Msk

SMBus alert enable

◆ I2C_CR1_ALERTEN_Msk

#define I2C_CR1_ALERTEN_Msk   (0x1UL << I2C_CR1_ALERTEN_Pos)

0x00400000

◆ I2C_CR1_ANFOFF

#define I2C_CR1_ANFOFF   I2C_CR1_ANFOFF_Msk

Analog noise filter OFF

◆ I2C_CR1_ANFOFF_Msk

#define I2C_CR1_ANFOFF_Msk   (0x1UL << I2C_CR1_ANFOFF_Pos)

0x00001000

◆ I2C_CR1_DNF

#define I2C_CR1_DNF   I2C_CR1_DNF_Msk

Digital noise filter

◆ I2C_CR1_DNF_Msk

#define I2C_CR1_DNF_Msk   (0xFUL << I2C_CR1_DNF_Pos)

0x00000F00

◆ I2C_CR1_ERRIE

#define I2C_CR1_ERRIE   I2C_CR1_ERRIE_Msk

Errors interrupt enable

◆ I2C_CR1_ERRIE_Msk

#define I2C_CR1_ERRIE_Msk   (0x1UL << I2C_CR1_ERRIE_Pos)

0x00000080

◆ I2C_CR1_GCEN

#define I2C_CR1_GCEN   I2C_CR1_GCEN_Msk

General call enable

◆ I2C_CR1_GCEN_Msk

#define I2C_CR1_GCEN_Msk   (0x1UL << I2C_CR1_GCEN_Pos)

0x00080000

◆ I2C_CR1_NACKIE

#define I2C_CR1_NACKIE   I2C_CR1_NACKIE_Msk

NACK received interrupt enable

◆ I2C_CR1_NACKIE_Msk

#define I2C_CR1_NACKIE_Msk   (0x1UL << I2C_CR1_NACKIE_Pos)

0x00000010

◆ I2C_CR1_NOSTRETCH

#define I2C_CR1_NOSTRETCH   I2C_CR1_NOSTRETCH_Msk

Clock stretching disable

◆ I2C_CR1_NOSTRETCH_Msk

#define I2C_CR1_NOSTRETCH_Msk   (0x1UL << I2C_CR1_NOSTRETCH_Pos)

0x00020000

◆ I2C_CR1_PE

#define I2C_CR1_PE   I2C_CR1_PE_Msk

Peripheral enable

◆ I2C_CR1_PE_Msk

#define I2C_CR1_PE_Msk   (0x1UL << I2C_CR1_PE_Pos)

0x00000001

◆ I2C_CR1_PECEN

#define I2C_CR1_PECEN   I2C_CR1_PECEN_Msk

PEC enable

◆ I2C_CR1_PECEN_Msk

#define I2C_CR1_PECEN_Msk   (0x1UL << I2C_CR1_PECEN_Pos)

0x00800000

◆ I2C_CR1_RXDMAEN

#define I2C_CR1_RXDMAEN   I2C_CR1_RXDMAEN_Msk

DMA reception requests enable

◆ I2C_CR1_RXDMAEN_Msk

#define I2C_CR1_RXDMAEN_Msk   (0x1UL << I2C_CR1_RXDMAEN_Pos)

0x00008000

◆ I2C_CR1_RXIE

#define I2C_CR1_RXIE   I2C_CR1_RXIE_Msk

RX interrupt enable

◆ I2C_CR1_RXIE_Msk

#define I2C_CR1_RXIE_Msk   (0x1UL << I2C_CR1_RXIE_Pos)

0x00000004

◆ I2C_CR1_SBC

#define I2C_CR1_SBC   I2C_CR1_SBC_Msk

Slave byte control

◆ I2C_CR1_SBC_Msk

#define I2C_CR1_SBC_Msk   (0x1UL << I2C_CR1_SBC_Pos)

0x00010000

◆ I2C_CR1_SMBDEN

#define I2C_CR1_SMBDEN   I2C_CR1_SMBDEN_Msk

SMBus device default address enable

◆ I2C_CR1_SMBDEN_Msk

#define I2C_CR1_SMBDEN_Msk   (0x1UL << I2C_CR1_SMBDEN_Pos)

0x00200000

◆ I2C_CR1_SMBHEN

#define I2C_CR1_SMBHEN   I2C_CR1_SMBHEN_Msk

SMBus host address enable

◆ I2C_CR1_SMBHEN_Msk

#define I2C_CR1_SMBHEN_Msk   (0x1UL << I2C_CR1_SMBHEN_Pos)

0x00100000

◆ I2C_CR1_STOPIE

#define I2C_CR1_STOPIE   I2C_CR1_STOPIE_Msk

STOP detection interrupt enable

◆ I2C_CR1_STOPIE_Msk

#define I2C_CR1_STOPIE_Msk   (0x1UL << I2C_CR1_STOPIE_Pos)

0x00000020

◆ I2C_CR1_TCIE

#define I2C_CR1_TCIE   I2C_CR1_TCIE_Msk

Transfer complete interrupt enable

◆ I2C_CR1_TCIE_Msk

#define I2C_CR1_TCIE_Msk   (0x1UL << I2C_CR1_TCIE_Pos)

0x00000040

◆ I2C_CR1_TXDMAEN

#define I2C_CR1_TXDMAEN   I2C_CR1_TXDMAEN_Msk

DMA transmission requests enable

◆ I2C_CR1_TXDMAEN_Msk

#define I2C_CR1_TXDMAEN_Msk   (0x1UL << I2C_CR1_TXDMAEN_Pos)

0x00004000

◆ I2C_CR1_TXIE

#define I2C_CR1_TXIE   I2C_CR1_TXIE_Msk

TX interrupt enable

◆ I2C_CR1_TXIE_Msk

#define I2C_CR1_TXIE_Msk   (0x1UL << I2C_CR1_TXIE_Pos)

0x00000002

◆ I2C_CR2_ADD10

#define I2C_CR2_ADD10   I2C_CR2_ADD10_Msk

10-bit addressing mode (master mode)

◆ I2C_CR2_ADD10_Msk

#define I2C_CR2_ADD10_Msk   (0x1UL << I2C_CR2_ADD10_Pos)

0x00000800

◆ I2C_CR2_AUTOEND

#define I2C_CR2_AUTOEND   I2C_CR2_AUTOEND_Msk

Automatic end mode (master mode)

◆ I2C_CR2_AUTOEND_Msk

#define I2C_CR2_AUTOEND_Msk   (0x1UL << I2C_CR2_AUTOEND_Pos)

0x02000000

◆ I2C_CR2_HEAD10R

#define I2C_CR2_HEAD10R   I2C_CR2_HEAD10R_Msk

10-bit address header only read direction (master mode)

◆ I2C_CR2_HEAD10R_Msk

#define I2C_CR2_HEAD10R_Msk   (0x1UL << I2C_CR2_HEAD10R_Pos)

0x00001000

◆ I2C_CR2_NACK

#define I2C_CR2_NACK   I2C_CR2_NACK_Msk

NACK generation (slave mode)

◆ I2C_CR2_NACK_Msk

#define I2C_CR2_NACK_Msk   (0x1UL << I2C_CR2_NACK_Pos)

0x00008000

◆ I2C_CR2_NBYTES

#define I2C_CR2_NBYTES   I2C_CR2_NBYTES_Msk

Number of bytes

◆ I2C_CR2_NBYTES_Msk

#define I2C_CR2_NBYTES_Msk   (0xFFUL << I2C_CR2_NBYTES_Pos)

0x00FF0000

◆ I2C_CR2_PECBYTE

#define I2C_CR2_PECBYTE   I2C_CR2_PECBYTE_Msk

Packet error checking byte

◆ I2C_CR2_PECBYTE_Msk

#define I2C_CR2_PECBYTE_Msk   (0x1UL << I2C_CR2_PECBYTE_Pos)

0x04000000

◆ I2C_CR2_RD_WRN

#define I2C_CR2_RD_WRN   I2C_CR2_RD_WRN_Msk

Transfer direction (master mode)

◆ I2C_CR2_RD_WRN_Msk

#define I2C_CR2_RD_WRN_Msk   (0x1UL << I2C_CR2_RD_WRN_Pos)

0x00000400

◆ I2C_CR2_RELOAD

#define I2C_CR2_RELOAD   I2C_CR2_RELOAD_Msk

NBYTES reload mode

◆ I2C_CR2_RELOAD_Msk

#define I2C_CR2_RELOAD_Msk   (0x1UL << I2C_CR2_RELOAD_Pos)

0x01000000

◆ I2C_CR2_SADD

#define I2C_CR2_SADD   I2C_CR2_SADD_Msk

Slave address (master mode)

◆ I2C_CR2_SADD_Msk

#define I2C_CR2_SADD_Msk   (0x3FFUL << I2C_CR2_SADD_Pos)

0x000003FF

◆ I2C_CR2_START

#define I2C_CR2_START   I2C_CR2_START_Msk

START generation

◆ I2C_CR2_START_Msk

#define I2C_CR2_START_Msk   (0x1UL << I2C_CR2_START_Pos)

0x00002000

◆ I2C_CR2_STOP

#define I2C_CR2_STOP   I2C_CR2_STOP_Msk

STOP generation (master mode)

◆ I2C_CR2_STOP_Msk

#define I2C_CR2_STOP_Msk   (0x1UL << I2C_CR2_STOP_Pos)

0x00004000

◆ I2C_ICR_ADDRCF

#define I2C_ICR_ADDRCF   I2C_ICR_ADDRCF_Msk

Address matched clear flag

◆ I2C_ICR_ADDRCF_Msk

#define I2C_ICR_ADDRCF_Msk   (0x1UL << I2C_ICR_ADDRCF_Pos)

0x00000008

◆ I2C_ICR_ALERTCF

#define I2C_ICR_ALERTCF   I2C_ICR_ALERTCF_Msk

Alert clear flag

◆ I2C_ICR_ALERTCF_Msk

#define I2C_ICR_ALERTCF_Msk   (0x1UL << I2C_ICR_ALERTCF_Pos)

0x00002000

◆ I2C_ICR_ARLOCF

#define I2C_ICR_ARLOCF   I2C_ICR_ARLOCF_Msk

Arbitration lost clear flag

◆ I2C_ICR_ARLOCF_Msk

#define I2C_ICR_ARLOCF_Msk   (0x1UL << I2C_ICR_ARLOCF_Pos)

0x00000200

◆ I2C_ICR_BERRCF

#define I2C_ICR_BERRCF   I2C_ICR_BERRCF_Msk

Bus error clear flag

◆ I2C_ICR_BERRCF_Msk

#define I2C_ICR_BERRCF_Msk   (0x1UL << I2C_ICR_BERRCF_Pos)

0x00000100

◆ I2C_ICR_NACKCF

#define I2C_ICR_NACKCF   I2C_ICR_NACKCF_Msk

NACK clear flag

◆ I2C_ICR_NACKCF_Msk

#define I2C_ICR_NACKCF_Msk   (0x1UL << I2C_ICR_NACKCF_Pos)

0x00000010

◆ I2C_ICR_OVRCF

#define I2C_ICR_OVRCF   I2C_ICR_OVRCF_Msk

Overrun/Underrun clear flag

◆ I2C_ICR_OVRCF_Msk

#define I2C_ICR_OVRCF_Msk   (0x1UL << I2C_ICR_OVRCF_Pos)

0x00000400

◆ I2C_ICR_PECCF

#define I2C_ICR_PECCF   I2C_ICR_PECCF_Msk

PAC error clear flag

◆ I2C_ICR_PECCF_Msk

#define I2C_ICR_PECCF_Msk   (0x1UL << I2C_ICR_PECCF_Pos)

0x00000800

◆ I2C_ICR_STOPCF

#define I2C_ICR_STOPCF   I2C_ICR_STOPCF_Msk

STOP detection clear flag

◆ I2C_ICR_STOPCF_Msk

#define I2C_ICR_STOPCF_Msk   (0x1UL << I2C_ICR_STOPCF_Pos)

0x00000020

◆ I2C_ICR_TIMOUTCF

#define I2C_ICR_TIMOUTCF   I2C_ICR_TIMOUTCF_Msk

Timeout clear flag

◆ I2C_ICR_TIMOUTCF_Msk

#define I2C_ICR_TIMOUTCF_Msk   (0x1UL << I2C_ICR_TIMOUTCF_Pos)

0x00001000

◆ I2C_ISR_ADDCODE

#define I2C_ISR_ADDCODE   I2C_ISR_ADDCODE_Msk

Address match code (slave mode)

◆ I2C_ISR_ADDCODE_Msk

#define I2C_ISR_ADDCODE_Msk   (0x7FUL << I2C_ISR_ADDCODE_Pos)

0x00FE0000

◆ I2C_ISR_ADDR

#define I2C_ISR_ADDR   I2C_ISR_ADDR_Msk

Address matched (slave mode)

◆ I2C_ISR_ADDR_Msk

#define I2C_ISR_ADDR_Msk   (0x1UL << I2C_ISR_ADDR_Pos)

0x00000008

◆ I2C_ISR_ALERT

#define I2C_ISR_ALERT   I2C_ISR_ALERT_Msk

SMBus alert

◆ I2C_ISR_ALERT_Msk

#define I2C_ISR_ALERT_Msk   (0x1UL << I2C_ISR_ALERT_Pos)

0x00002000

◆ I2C_ISR_ARLO

#define I2C_ISR_ARLO   I2C_ISR_ARLO_Msk

Arbitration lost

◆ I2C_ISR_ARLO_Msk

#define I2C_ISR_ARLO_Msk   (0x1UL << I2C_ISR_ARLO_Pos)

0x00000200

◆ I2C_ISR_BERR

#define I2C_ISR_BERR   I2C_ISR_BERR_Msk

Bus error

◆ I2C_ISR_BERR_Msk

#define I2C_ISR_BERR_Msk   (0x1UL << I2C_ISR_BERR_Pos)

0x00000100

◆ I2C_ISR_BUSY

#define I2C_ISR_BUSY   I2C_ISR_BUSY_Msk

Bus busy

◆ I2C_ISR_BUSY_Msk

#define I2C_ISR_BUSY_Msk   (0x1UL << I2C_ISR_BUSY_Pos)

0x00008000

◆ I2C_ISR_DIR

#define I2C_ISR_DIR   I2C_ISR_DIR_Msk

Transfer direction (slave mode)

◆ I2C_ISR_DIR_Msk

#define I2C_ISR_DIR_Msk   (0x1UL << I2C_ISR_DIR_Pos)

0x00010000

◆ I2C_ISR_NACKF

#define I2C_ISR_NACKF   I2C_ISR_NACKF_Msk

NACK received flag

◆ I2C_ISR_NACKF_Msk

#define I2C_ISR_NACKF_Msk   (0x1UL << I2C_ISR_NACKF_Pos)

0x00000010

◆ I2C_ISR_OVR

#define I2C_ISR_OVR   I2C_ISR_OVR_Msk

Overrun/Underrun

◆ I2C_ISR_OVR_Msk

#define I2C_ISR_OVR_Msk   (0x1UL << I2C_ISR_OVR_Pos)

0x00000400

◆ I2C_ISR_PECERR

#define I2C_ISR_PECERR   I2C_ISR_PECERR_Msk

PEC error in reception

◆ I2C_ISR_PECERR_Msk

#define I2C_ISR_PECERR_Msk   (0x1UL << I2C_ISR_PECERR_Pos)

0x00000800

◆ I2C_ISR_RXNE

#define I2C_ISR_RXNE   I2C_ISR_RXNE_Msk

Receive data register not empty

◆ I2C_ISR_RXNE_Msk

#define I2C_ISR_RXNE_Msk   (0x1UL << I2C_ISR_RXNE_Pos)

0x00000004

◆ I2C_ISR_STOPF

#define I2C_ISR_STOPF   I2C_ISR_STOPF_Msk

STOP detection flag

◆ I2C_ISR_STOPF_Msk

#define I2C_ISR_STOPF_Msk   (0x1UL << I2C_ISR_STOPF_Pos)

0x00000020

◆ I2C_ISR_TC

#define I2C_ISR_TC   I2C_ISR_TC_Msk

Transfer complete (master mode)

◆ I2C_ISR_TC_Msk

#define I2C_ISR_TC_Msk   (0x1UL << I2C_ISR_TC_Pos)

0x00000040

◆ I2C_ISR_TCR

#define I2C_ISR_TCR   I2C_ISR_TCR_Msk

Transfer complete reload

◆ I2C_ISR_TCR_Msk

#define I2C_ISR_TCR_Msk   (0x1UL << I2C_ISR_TCR_Pos)

0x00000080

◆ I2C_ISR_TIMEOUT

#define I2C_ISR_TIMEOUT   I2C_ISR_TIMEOUT_Msk

Timeout or Tlow detection flag

◆ I2C_ISR_TIMEOUT_Msk

#define I2C_ISR_TIMEOUT_Msk   (0x1UL << I2C_ISR_TIMEOUT_Pos)

0x00001000

◆ I2C_ISR_TXE

#define I2C_ISR_TXE   I2C_ISR_TXE_Msk

Transmit data register empty

◆ I2C_ISR_TXE_Msk

#define I2C_ISR_TXE_Msk   (0x1UL << I2C_ISR_TXE_Pos)

0x00000001

◆ I2C_ISR_TXIS

#define I2C_ISR_TXIS   I2C_ISR_TXIS_Msk

Transmit interrupt status

◆ I2C_ISR_TXIS_Msk

#define I2C_ISR_TXIS_Msk   (0x1UL << I2C_ISR_TXIS_Pos)

0x00000002

◆ I2C_OAR1_OA1

#define I2C_OAR1_OA1   I2C_OAR1_OA1_Msk

Interface own address 1

◆ I2C_OAR1_OA1_Msk

#define I2C_OAR1_OA1_Msk   (0x3FFUL << I2C_OAR1_OA1_Pos)

0x000003FF

◆ I2C_OAR1_OA1EN

#define I2C_OAR1_OA1EN   I2C_OAR1_OA1EN_Msk

Own address 1 enable

◆ I2C_OAR1_OA1EN_Msk

#define I2C_OAR1_OA1EN_Msk   (0x1UL << I2C_OAR1_OA1EN_Pos)

0x00008000

◆ I2C_OAR1_OA1MODE

#define I2C_OAR1_OA1MODE   I2C_OAR1_OA1MODE_Msk

Own address 1 10-bit mode

◆ I2C_OAR1_OA1MODE_Msk

#define I2C_OAR1_OA1MODE_Msk   (0x1UL << I2C_OAR1_OA1MODE_Pos)

0x00000400

◆ I2C_OAR2_OA2

#define I2C_OAR2_OA2   I2C_OAR2_OA2_Msk

Interface own address 2

◆ I2C_OAR2_OA2_Msk

#define I2C_OAR2_OA2_Msk   (0x7FUL << I2C_OAR2_OA2_Pos)

0x000000FE

◆ I2C_OAR2_OA2EN

#define I2C_OAR2_OA2EN   I2C_OAR2_OA2EN_Msk

Own address 2 enable

◆ I2C_OAR2_OA2EN_Msk

#define I2C_OAR2_OA2EN_Msk   (0x1UL << I2C_OAR2_OA2EN_Pos)

0x00008000

◆ I2C_OAR2_OA2MASK01

#define I2C_OAR2_OA2MASK01   I2C_OAR2_OA2MASK01_Msk

OA2[1] is masked, Only OA2[7:2] are compared

◆ I2C_OAR2_OA2MASK01_Msk

#define I2C_OAR2_OA2MASK01_Msk   (0x1UL << I2C_OAR2_OA2MASK01_Pos)

0x00000100

◆ I2C_OAR2_OA2MASK02

#define I2C_OAR2_OA2MASK02   I2C_OAR2_OA2MASK02_Msk

OA2[2:1] is masked, Only OA2[7:3] are compared

◆ I2C_OAR2_OA2MASK02_Msk

#define I2C_OAR2_OA2MASK02_Msk   (0x1UL << I2C_OAR2_OA2MASK02_Pos)

0x00000200

◆ I2C_OAR2_OA2MASK03

#define I2C_OAR2_OA2MASK03   I2C_OAR2_OA2MASK03_Msk

OA2[3:1] is masked, Only OA2[7:4] are compared

◆ I2C_OAR2_OA2MASK03_Msk

#define I2C_OAR2_OA2MASK03_Msk   (0x3UL << I2C_OAR2_OA2MASK03_Pos)

0x00000300

◆ I2C_OAR2_OA2MASK04

#define I2C_OAR2_OA2MASK04   I2C_OAR2_OA2MASK04_Msk

OA2[4:1] is masked, Only OA2[7:5] are compared

◆ I2C_OAR2_OA2MASK04_Msk

#define I2C_OAR2_OA2MASK04_Msk   (0x1UL << I2C_OAR2_OA2MASK04_Pos)

0x00000400

◆ I2C_OAR2_OA2MASK05

#define I2C_OAR2_OA2MASK05   I2C_OAR2_OA2MASK05_Msk

OA2[5:1] is masked, Only OA2[7:6] are compared

◆ I2C_OAR2_OA2MASK05_Msk

#define I2C_OAR2_OA2MASK05_Msk   (0x5UL << I2C_OAR2_OA2MASK05_Pos)

0x00000500

◆ I2C_OAR2_OA2MASK06

#define I2C_OAR2_OA2MASK06   I2C_OAR2_OA2MASK06_Msk

OA2[6:1] is masked, Only OA2[7] are compared

◆ I2C_OAR2_OA2MASK06_Msk

#define I2C_OAR2_OA2MASK06_Msk   (0x3UL << I2C_OAR2_OA2MASK06_Pos)

0x00000600

◆ I2C_OAR2_OA2MASK07

#define I2C_OAR2_OA2MASK07   I2C_OAR2_OA2MASK07_Msk

OA2[7:1] is masked, No comparison is done

◆ I2C_OAR2_OA2MASK07_Msk

#define I2C_OAR2_OA2MASK07_Msk   (0x7UL << I2C_OAR2_OA2MASK07_Pos)

0x00000700

◆ I2C_OAR2_OA2MSK

#define I2C_OAR2_OA2MSK   I2C_OAR2_OA2MSK_Msk

Own address 2 masks

◆ I2C_OAR2_OA2MSK_Msk

#define I2C_OAR2_OA2MSK_Msk   (0x7UL << I2C_OAR2_OA2MSK_Pos)

0x00000700

◆ I2C_OAR2_OA2NOMASK

#define I2C_OAR2_OA2NOMASK   0x00000000U

No mask

◆ I2C_PECR_PEC

#define I2C_PECR_PEC   I2C_PECR_PEC_Msk

PEC register

◆ I2C_PECR_PEC_Msk

#define I2C_PECR_PEC_Msk   (0xFFUL << I2C_PECR_PEC_Pos)

0x000000FF

◆ I2C_RXDR_RXDATA

#define I2C_RXDR_RXDATA   I2C_RXDR_RXDATA_Msk

8-bit receive data

◆ I2C_RXDR_RXDATA_Msk

#define I2C_RXDR_RXDATA_Msk   (0xFFUL << I2C_RXDR_RXDATA_Pos)

0x000000FF

◆ I2C_TIMEOUTR_TEXTEN

#define I2C_TIMEOUTR_TEXTEN   I2C_TIMEOUTR_TEXTEN_Msk

Extended clock timeout enable

◆ I2C_TIMEOUTR_TEXTEN_Msk

#define I2C_TIMEOUTR_TEXTEN_Msk   (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)

0x80000000

◆ I2C_TIMEOUTR_TIDLE

#define I2C_TIMEOUTR_TIDLE   I2C_TIMEOUTR_TIDLE_Msk

Idle clock timeout detection

◆ I2C_TIMEOUTR_TIDLE_Msk

#define I2C_TIMEOUTR_TIDLE_Msk   (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)

0x00001000

◆ I2C_TIMEOUTR_TIMEOUTA

#define I2C_TIMEOUTR_TIMEOUTA   I2C_TIMEOUTR_TIMEOUTA_Msk

Bus timeout A

◆ I2C_TIMEOUTR_TIMEOUTA_Msk

#define I2C_TIMEOUTR_TIMEOUTA_Msk   (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)

0x00000FFF

◆ I2C_TIMEOUTR_TIMEOUTB

#define I2C_TIMEOUTR_TIMEOUTB   I2C_TIMEOUTR_TIMEOUTB_Msk

Bus timeout B

◆ I2C_TIMEOUTR_TIMEOUTB_Msk

#define I2C_TIMEOUTR_TIMEOUTB_Msk   (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)

0x0FFF0000

◆ I2C_TIMEOUTR_TIMOUTEN

#define I2C_TIMEOUTR_TIMOUTEN   I2C_TIMEOUTR_TIMOUTEN_Msk

Clock timeout enable

◆ I2C_TIMEOUTR_TIMOUTEN_Msk

#define I2C_TIMEOUTR_TIMOUTEN_Msk   (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)

0x00008000

◆ I2C_TIMINGR_PRESC

#define I2C_TIMINGR_PRESC   I2C_TIMINGR_PRESC_Msk

Timings prescaler

◆ I2C_TIMINGR_PRESC_Msk

#define I2C_TIMINGR_PRESC_Msk   (0xFUL << I2C_TIMINGR_PRESC_Pos)

0xF0000000

◆ I2C_TIMINGR_SCLDEL

#define I2C_TIMINGR_SCLDEL   I2C_TIMINGR_SCLDEL_Msk

Data setup time

◆ I2C_TIMINGR_SCLDEL_Msk

#define I2C_TIMINGR_SCLDEL_Msk   (0xFUL << I2C_TIMINGR_SCLDEL_Pos)

0x00F00000

◆ I2C_TIMINGR_SCLH

#define I2C_TIMINGR_SCLH   I2C_TIMINGR_SCLH_Msk

SCL high period (master mode)

◆ I2C_TIMINGR_SCLH_Msk

#define I2C_TIMINGR_SCLH_Msk   (0xFFUL << I2C_TIMINGR_SCLH_Pos)

0x0000FF00

◆ I2C_TIMINGR_SCLL

#define I2C_TIMINGR_SCLL   I2C_TIMINGR_SCLL_Msk

SCL low period (master mode)

◆ I2C_TIMINGR_SCLL_Msk

#define I2C_TIMINGR_SCLL_Msk   (0xFFUL << I2C_TIMINGR_SCLL_Pos)

0x000000FF

◆ I2C_TIMINGR_SDADEL

#define I2C_TIMINGR_SDADEL   I2C_TIMINGR_SDADEL_Msk

Data hold time

◆ I2C_TIMINGR_SDADEL_Msk

#define I2C_TIMINGR_SDADEL_Msk   (0xFUL << I2C_TIMINGR_SDADEL_Pos)

0x000F0000

◆ I2C_TXDR_TXDATA

#define I2C_TXDR_TXDATA   I2C_TXDR_TXDATA_Msk

8-bit transmit data

◆ I2C_TXDR_TXDATA_Msk

#define I2C_TXDR_TXDATA_Msk   (0xFFUL << I2C_TXDR_TXDATA_Pos)

0x000000FF

◆ IWDG_KR_KEY

#define IWDG_KR_KEY   IWDG_KR_KEY_Msk

Key value (write only, read 0000h)

◆ IWDG_KR_KEY_Msk

#define IWDG_KR_KEY_Msk   (0xFFFFUL << IWDG_KR_KEY_Pos)

0x0000FFFF

◆ IWDG_PR_PR

#define IWDG_PR_PR   IWDG_PR_PR_Msk

PR[2:0] (Prescaler divider)

◆ IWDG_PR_PR_0

#define IWDG_PR_PR_0   (0x1UL << IWDG_PR_PR_Pos)

0x01

◆ IWDG_PR_PR_1

#define IWDG_PR_PR_1   (0x2UL << IWDG_PR_PR_Pos)

0x02

◆ IWDG_PR_PR_2

#define IWDG_PR_PR_2   (0x4UL << IWDG_PR_PR_Pos)

0x04

◆ IWDG_PR_PR_Msk

#define IWDG_PR_PR_Msk   (0x7UL << IWDG_PR_PR_Pos)

0x00000007

◆ IWDG_RLR_RL

#define IWDG_RLR_RL   IWDG_RLR_RL_Msk

Watchdog counter reload value

◆ IWDG_RLR_RL_Msk

#define IWDG_RLR_RL_Msk   (0xFFFUL << IWDG_RLR_RL_Pos)

0x00000FFF

◆ IWDG_SR_PVU

#define IWDG_SR_PVU   IWDG_SR_PVU_Msk

Watchdog prescaler value update

◆ IWDG_SR_PVU_Msk

#define IWDG_SR_PVU_Msk   (0x1UL << IWDG_SR_PVU_Pos)

0x00000001

◆ IWDG_SR_RVU

#define IWDG_SR_RVU   IWDG_SR_RVU_Msk

Watchdog counter reload value update

◆ IWDG_SR_RVU_Msk

#define IWDG_SR_RVU_Msk   (0x1UL << IWDG_SR_RVU_Pos)

0x00000002

◆ IWDG_SR_WVU

#define IWDG_SR_WVU   IWDG_SR_WVU_Msk

Watchdog counter window value update

◆ IWDG_SR_WVU_Msk

#define IWDG_SR_WVU_Msk   (0x1UL << IWDG_SR_WVU_Pos)

0x00000004

◆ IWDG_WINR_WIN

#define IWDG_WINR_WIN   IWDG_WINR_WIN_Msk

Watchdog counter window value

◆ IWDG_WINR_WIN_Msk

#define IWDG_WINR_WIN_Msk   (0xFFFUL << IWDG_WINR_WIN_Pos)

0x00000FFF

◆ JPEG_CFR_CEOCF

#define JPEG_CFR_CEOCF   JPEG_CFR_CEOCF_Msk

Clear End of Conversion Flag

◆ JPEG_CFR_CEOCF_Msk

#define JPEG_CFR_CEOCF_Msk   (0x1UL << JPEG_CFR_CEOCF_Pos)

0x00000020

◆ JPEG_CFR_CHPDF

#define JPEG_CFR_CHPDF   JPEG_CFR_CHPDF_Msk

Clear Header Parsing Done Flag

◆ JPEG_CFR_CHPDF_Msk

#define JPEG_CFR_CHPDF_Msk   (0x1UL << JPEG_CFR_CHPDF_Pos)

0x00000040

◆ JPEG_CONFR0_START

#define JPEG_CONFR0_START   JPEG_CONFR0_START_Msk

Start/Stop bit

◆ JPEG_CONFR0_START_Msk

#define JPEG_CONFR0_START_Msk   (0x1UL << JPEG_CONFR0_START_Pos)

0x00000001

◆ JPEG_CONFR1_COLORSPACE

#define JPEG_CONFR1_COLORSPACE   JPEG_CONFR1_COLORSPACE_Msk

Color Space

◆ JPEG_CONFR1_COLORSPACE_0

#define JPEG_CONFR1_COLORSPACE_0   (0x1UL << JPEG_CONFR1_COLORSPACE_Pos)

0x00000010

◆ JPEG_CONFR1_COLORSPACE_1

#define JPEG_CONFR1_COLORSPACE_1   (0x2UL << JPEG_CONFR1_COLORSPACE_Pos)

0x00000020

◆ JPEG_CONFR1_COLORSPACE_Msk

#define JPEG_CONFR1_COLORSPACE_Msk   (0x3UL << JPEG_CONFR1_COLORSPACE_Pos)

0x00000030

◆ JPEG_CONFR1_DE

#define JPEG_CONFR1_DE   JPEG_CONFR1_DE_Msk

Decoding Enable

◆ JPEG_CONFR1_DE_Msk

#define JPEG_CONFR1_DE_Msk   (0x1UL << JPEG_CONFR1_DE_Pos)

0x00000008

◆ JPEG_CONFR1_HDR

#define JPEG_CONFR1_HDR   JPEG_CONFR1_HDR_Msk

Header Processing On/Off

◆ JPEG_CONFR1_HDR_Msk

#define JPEG_CONFR1_HDR_Msk   (0x1UL << JPEG_CONFR1_HDR_Pos)

0x00000100

◆ JPEG_CONFR1_NF

#define JPEG_CONFR1_NF   JPEG_CONFR1_NF_Msk

Number of color components

◆ JPEG_CONFR1_NF_0

#define JPEG_CONFR1_NF_0   (0x1UL << JPEG_CONFR1_NF_Pos)

0x00000001

◆ JPEG_CONFR1_NF_1

#define JPEG_CONFR1_NF_1   (0x2UL << JPEG_CONFR1_NF_Pos)

0x00000002

◆ JPEG_CONFR1_NF_Msk

#define JPEG_CONFR1_NF_Msk   (0x3UL << JPEG_CONFR1_NF_Pos)

0x00000003

◆ JPEG_CONFR1_NS

#define JPEG_CONFR1_NS   JPEG_CONFR1_NS_Msk

Number of components for Scan

◆ JPEG_CONFR1_NS_0

#define JPEG_CONFR1_NS_0   (0x1UL << JPEG_CONFR1_NS_Pos)

0x00000040

◆ JPEG_CONFR1_NS_1

#define JPEG_CONFR1_NS_1   (0x2UL << JPEG_CONFR1_NS_Pos)

0x00000080

◆ JPEG_CONFR1_NS_Msk

#define JPEG_CONFR1_NS_Msk   (0x3UL << JPEG_CONFR1_NS_Pos)

0x000000C0

◆ JPEG_CONFR1_RE

#define JPEG_CONFR1_RE   JPEG_CONFR1_RE_Msk

Restart maker Enable

◆ JPEG_CONFR1_RE_Msk

#define JPEG_CONFR1_RE_Msk   (0x1UL << JPEG_CONFR1_RE_Pos)

0x00000004

◆ JPEG_CONFR1_YSIZE

#define JPEG_CONFR1_YSIZE   JPEG_CONFR1_YSIZE_Msk

Number of lines in source image

◆ JPEG_CONFR1_YSIZE_Msk

#define JPEG_CONFR1_YSIZE_Msk   (0xFFFFUL << JPEG_CONFR1_YSIZE_Pos)

0xFFFF0000

◆ JPEG_CONFR2_NMCU

#define JPEG_CONFR2_NMCU   JPEG_CONFR2_NMCU_Msk

Number of MCU units minus 1 to encode

◆ JPEG_CONFR2_NMCU_Msk

#define JPEG_CONFR2_NMCU_Msk   (0x3FFFFFFUL << JPEG_CONFR2_NMCU_Pos)

0x03FFFFFF

◆ JPEG_CONFR3_NRST

#define JPEG_CONFR3_NRST   JPEG_CONFR3_NRST_Msk

Number of MCU between two restart makers minus 1

◆ JPEG_CONFR3_NRST_Msk

#define JPEG_CONFR3_NRST_Msk   (0xFFFFUL << JPEG_CONFR3_NRST_Pos)

0x0000FFFF

◆ JPEG_CONFR3_XSIZE

#define JPEG_CONFR3_XSIZE   JPEG_CONFR3_XSIZE_Msk

Number of pixels per line

◆ JPEG_CONFR3_XSIZE_Msk

#define JPEG_CONFR3_XSIZE_Msk   (0xFFFFUL << JPEG_CONFR3_XSIZE_Pos)

0xFFFF0000

◆ JPEG_CONFR4_HA

#define JPEG_CONFR4_HA   JPEG_CONFR4_HA_Msk

Selects the Huffman table for encoding the AC coefficients

◆ JPEG_CONFR4_HA_Msk

#define JPEG_CONFR4_HA_Msk   (0x1UL << JPEG_CONFR4_HA_Pos)

0x00000002

◆ JPEG_CONFR4_HD

#define JPEG_CONFR4_HD   JPEG_CONFR4_HD_Msk

Selects the Huffman table for encoding the DC coefficients

◆ JPEG_CONFR4_HD_Msk

#define JPEG_CONFR4_HD_Msk   (0x1UL << JPEG_CONFR4_HD_Pos)

0x00000001

◆ JPEG_CONFR4_HSF

#define JPEG_CONFR4_HSF   JPEG_CONFR4_HSF_Msk

Horizontal sampling factor for component 1

◆ JPEG_CONFR4_HSF_0

#define JPEG_CONFR4_HSF_0   (0x1UL << JPEG_CONFR4_HSF_Pos)

0x00001000

◆ JPEG_CONFR4_HSF_1

#define JPEG_CONFR4_HSF_1   (0x2UL << JPEG_CONFR4_HSF_Pos)

0x00002000

◆ JPEG_CONFR4_HSF_2

#define JPEG_CONFR4_HSF_2   (0x4UL << JPEG_CONFR4_HSF_Pos)

0x00004000

◆ JPEG_CONFR4_HSF_3

#define JPEG_CONFR4_HSF_3   (0x8UL << JPEG_CONFR4_HSF_Pos)

0x00008000

◆ JPEG_CONFR4_HSF_Msk

#define JPEG_CONFR4_HSF_Msk   (0xFUL << JPEG_CONFR4_HSF_Pos)

0x0000F000

◆ JPEG_CONFR4_NB

#define JPEG_CONFR4_NB   JPEG_CONFR4_NB_Msk

Number of data units minus 1 that belong to a particular color in the MCU

◆ JPEG_CONFR4_NB_0

#define JPEG_CONFR4_NB_0   (0x1UL << JPEG_CONFR4_NB_Pos)

0x00000010

◆ JPEG_CONFR4_NB_1

#define JPEG_CONFR4_NB_1   (0x2UL << JPEG_CONFR4_NB_Pos)

0x00000020

◆ JPEG_CONFR4_NB_2

#define JPEG_CONFR4_NB_2   (0x4UL << JPEG_CONFR4_NB_Pos)

0x00000040

◆ JPEG_CONFR4_NB_3

#define JPEG_CONFR4_NB_3   (0x8UL << JPEG_CONFR4_NB_Pos)

0x00000080

◆ JPEG_CONFR4_NB_Msk

#define JPEG_CONFR4_NB_Msk   (0xFUL << JPEG_CONFR4_NB_Pos)

0x000000F0

◆ JPEG_CONFR4_QT

#define JPEG_CONFR4_QT   JPEG_CONFR4_QT_Msk

Selects quantization table associated with a color component

◆ JPEG_CONFR4_QT_0

#define JPEG_CONFR4_QT_0   (0x1UL << JPEG_CONFR4_QT_Pos)

0x00000004

◆ JPEG_CONFR4_QT_1

#define JPEG_CONFR4_QT_1   (0x2UL << JPEG_CONFR4_QT_Pos)

0x00000008

◆ JPEG_CONFR4_QT_Msk

#define JPEG_CONFR4_QT_Msk   (0x3UL << JPEG_CONFR4_QT_Pos)

0x0000000C

◆ JPEG_CONFR4_VSF

#define JPEG_CONFR4_VSF   JPEG_CONFR4_VSF_Msk

Vertical sampling factor for component 1

◆ JPEG_CONFR4_VSF_0

#define JPEG_CONFR4_VSF_0   (0x1UL << JPEG_CONFR4_VSF_Pos)

0x00000100

◆ JPEG_CONFR4_VSF_1

#define JPEG_CONFR4_VSF_1   (0x2UL << JPEG_CONFR4_VSF_Pos)

0x00000200

◆ JPEG_CONFR4_VSF_2

#define JPEG_CONFR4_VSF_2   (0x4UL << JPEG_CONFR4_VSF_Pos)

0x00000400

◆ JPEG_CONFR4_VSF_3

#define JPEG_CONFR4_VSF_3   (0x8UL << JPEG_CONFR4_VSF_Pos)

0x00000800

◆ JPEG_CONFR4_VSF_Msk

#define JPEG_CONFR4_VSF_Msk   (0xFUL << JPEG_CONFR4_VSF_Pos)

0x00000F00

◆ JPEG_CONFR5_HA

#define JPEG_CONFR5_HA   JPEG_CONFR5_HA_Msk

Selects the Huffman table for encoding the AC coefficients

◆ JPEG_CONFR5_HA_Msk

#define JPEG_CONFR5_HA_Msk   (0x1UL << JPEG_CONFR5_HA_Pos)

0x00000002

◆ JPEG_CONFR5_HD

#define JPEG_CONFR5_HD   JPEG_CONFR5_HD_Msk

Selects the Huffman table for encoding the DC coefficients

◆ JPEG_CONFR5_HD_Msk

#define JPEG_CONFR5_HD_Msk   (0x1UL << JPEG_CONFR5_HD_Pos)

0x00000001

◆ JPEG_CONFR5_HSF

#define JPEG_CONFR5_HSF   JPEG_CONFR5_HSF_Msk

Horizontal sampling factor for component 2

◆ JPEG_CONFR5_HSF_0

#define JPEG_CONFR5_HSF_0   (0x1UL << JPEG_CONFR5_HSF_Pos)

0x00001000

◆ JPEG_CONFR5_HSF_1

#define JPEG_CONFR5_HSF_1   (0x2UL << JPEG_CONFR5_HSF_Pos)

0x00002000

◆ JPEG_CONFR5_HSF_2

#define JPEG_CONFR5_HSF_2   (0x4UL << JPEG_CONFR5_HSF_Pos)

0x00004000

◆ JPEG_CONFR5_HSF_3

#define JPEG_CONFR5_HSF_3   (0x8UL << JPEG_CONFR5_HSF_Pos)

0x00008000

◆ JPEG_CONFR5_HSF_Msk

#define JPEG_CONFR5_HSF_Msk   (0xFUL << JPEG_CONFR5_HSF_Pos)

0x0000F000

◆ JPEG_CONFR5_NB

#define JPEG_CONFR5_NB   JPEG_CONFR5_NB_Msk

Number of data units minus 1 that belong to a particular color in the MCU

◆ JPEG_CONFR5_NB_0

#define JPEG_CONFR5_NB_0   (0x1UL << JPEG_CONFR5_NB_Pos)

0x00000010

◆ JPEG_CONFR5_NB_1

#define JPEG_CONFR5_NB_1   (0x2UL << JPEG_CONFR5_NB_Pos)

0x00000020

◆ JPEG_CONFR5_NB_2

#define JPEG_CONFR5_NB_2   (0x4UL << JPEG_CONFR5_NB_Pos)

0x00000040

◆ JPEG_CONFR5_NB_3

#define JPEG_CONFR5_NB_3   (0x8UL << JPEG_CONFR5_NB_Pos)

0x00000080

◆ JPEG_CONFR5_NB_Msk

#define JPEG_CONFR5_NB_Msk   (0xFUL << JPEG_CONFR5_NB_Pos)

0x000000F0

◆ JPEG_CONFR5_QT

#define JPEG_CONFR5_QT   JPEG_CONFR5_QT_Msk

Selects quantization table associated with a color component

◆ JPEG_CONFR5_QT_0

#define JPEG_CONFR5_QT_0   (0x1UL << JPEG_CONFR5_QT_Pos)

0x00000004

◆ JPEG_CONFR5_QT_1

#define JPEG_CONFR5_QT_1   (0x2UL << JPEG_CONFR5_QT_Pos)

0x00000008

◆ JPEG_CONFR5_QT_Msk

#define JPEG_CONFR5_QT_Msk   (0x3UL << JPEG_CONFR5_QT_Pos)

0x0000000C

◆ JPEG_CONFR5_VSF

#define JPEG_CONFR5_VSF   JPEG_CONFR5_VSF_Msk

Vertical sampling factor for component 2

◆ JPEG_CONFR5_VSF_0

#define JPEG_CONFR5_VSF_0   (0x1UL << JPEG_CONFR5_VSF_Pos)

0x00000100

◆ JPEG_CONFR5_VSF_1

#define JPEG_CONFR5_VSF_1   (0x2UL << JPEG_CONFR5_VSF_Pos)

0x00000200

◆ JPEG_CONFR5_VSF_2

#define JPEG_CONFR5_VSF_2   (0x4UL << JPEG_CONFR5_VSF_Pos)

0x00000400

◆ JPEG_CONFR5_VSF_3

#define JPEG_CONFR5_VSF_3   (0x8UL << JPEG_CONFR5_VSF_Pos)

0x00000800

◆ JPEG_CONFR5_VSF_Msk

#define JPEG_CONFR5_VSF_Msk   (0xFUL << JPEG_CONFR5_VSF_Pos)

0x00000F00

◆ JPEG_CONFR6_HA

#define JPEG_CONFR6_HA   JPEG_CONFR6_HA_Msk

Selects the Huffman table for encoding the AC coefficients

◆ JPEG_CONFR6_HA_Msk

#define JPEG_CONFR6_HA_Msk   (0x1UL << JPEG_CONFR6_HA_Pos)

0x00000002

◆ JPEG_CONFR6_HD

#define JPEG_CONFR6_HD   JPEG_CONFR6_HD_Msk

Selects the Huffman table for encoding the DC coefficients

◆ JPEG_CONFR6_HD_Msk

#define JPEG_CONFR6_HD_Msk   (0x1UL << JPEG_CONFR6_HD_Pos)

0x00000001

◆ JPEG_CONFR6_HSF

#define JPEG_CONFR6_HSF   JPEG_CONFR6_HSF_Msk

Horizontal sampling factor for component 2

◆ JPEG_CONFR6_HSF_0

#define JPEG_CONFR6_HSF_0   (0x1UL << JPEG_CONFR6_HSF_Pos)

0x00001000

◆ JPEG_CONFR6_HSF_1

#define JPEG_CONFR6_HSF_1   (0x2UL << JPEG_CONFR6_HSF_Pos)

0x00002000

◆ JPEG_CONFR6_HSF_2

#define JPEG_CONFR6_HSF_2   (0x4UL << JPEG_CONFR6_HSF_Pos)

0x00004000

◆ JPEG_CONFR6_HSF_3

#define JPEG_CONFR6_HSF_3   (0x8UL << JPEG_CONFR6_HSF_Pos)

0x00008000

◆ JPEG_CONFR6_HSF_Msk

#define JPEG_CONFR6_HSF_Msk   (0xFUL << JPEG_CONFR6_HSF_Pos)

0x0000F000

◆ JPEG_CONFR6_NB

#define JPEG_CONFR6_NB   JPEG_CONFR6_NB_Msk

Number of data units minus 1 that belong to a particular color in the MCU

◆ JPEG_CONFR6_NB_0

#define JPEG_CONFR6_NB_0   (0x1UL << JPEG_CONFR6_NB_Pos)

0x00000010

◆ JPEG_CONFR6_NB_1

#define JPEG_CONFR6_NB_1   (0x2UL << JPEG_CONFR6_NB_Pos)

0x00000020

◆ JPEG_CONFR6_NB_2

#define JPEG_CONFR6_NB_2   (0x4UL << JPEG_CONFR6_NB_Pos)

0x00000040

◆ JPEG_CONFR6_NB_3

#define JPEG_CONFR6_NB_3   (0x8UL << JPEG_CONFR6_NB_Pos)

0x00000080

◆ JPEG_CONFR6_NB_Msk

#define JPEG_CONFR6_NB_Msk   (0xFUL << JPEG_CONFR6_NB_Pos)

0x000000F0

◆ JPEG_CONFR6_QT

#define JPEG_CONFR6_QT   JPEG_CONFR6_QT_Msk

Selects quantization table associated with a color component

◆ JPEG_CONFR6_QT_0

#define JPEG_CONFR6_QT_0   (0x1UL << JPEG_CONFR6_QT_Pos)

0x00000004

◆ JPEG_CONFR6_QT_1

#define JPEG_CONFR6_QT_1   (0x2UL << JPEG_CONFR6_QT_Pos)

0x00000008

◆ JPEG_CONFR6_QT_Msk

#define JPEG_CONFR6_QT_Msk   (0x3UL << JPEG_CONFR6_QT_Pos)

0x0000000C

◆ JPEG_CONFR6_VSF

#define JPEG_CONFR6_VSF   JPEG_CONFR6_VSF_Msk

Vertical sampling factor for component 2

◆ JPEG_CONFR6_VSF_0

#define JPEG_CONFR6_VSF_0   (0x1UL << JPEG_CONFR6_VSF_Pos)

0x00000100

◆ JPEG_CONFR6_VSF_1

#define JPEG_CONFR6_VSF_1   (0x2UL << JPEG_CONFR6_VSF_Pos)

0x00000200

◆ JPEG_CONFR6_VSF_2

#define JPEG_CONFR6_VSF_2   (0x4UL << JPEG_CONFR6_VSF_Pos)

0x00000400

◆ JPEG_CONFR6_VSF_3

#define JPEG_CONFR6_VSF_3   (0x8UL << JPEG_CONFR6_VSF_Pos)

0x00000800

◆ JPEG_CONFR6_VSF_Msk

#define JPEG_CONFR6_VSF_Msk   (0xFUL << JPEG_CONFR6_VSF_Pos)

0x00000F00

◆ JPEG_CONFR7_HA

#define JPEG_CONFR7_HA   JPEG_CONFR7_HA_Msk

Selects the Huffman table for encoding the AC coefficients

◆ JPEG_CONFR7_HA_Msk

#define JPEG_CONFR7_HA_Msk   (0x1UL << JPEG_CONFR7_HA_Pos)

0x00000002

◆ JPEG_CONFR7_HD

#define JPEG_CONFR7_HD   JPEG_CONFR7_HD_Msk

Selects the Huffman table for encoding the DC coefficients

◆ JPEG_CONFR7_HD_Msk

#define JPEG_CONFR7_HD_Msk   (0x1UL << JPEG_CONFR7_HD_Pos)

0x00000001

◆ JPEG_CONFR7_HSF

#define JPEG_CONFR7_HSF   JPEG_CONFR7_HSF_Msk

Horizontal sampling factor for component 2

◆ JPEG_CONFR7_HSF_0

#define JPEG_CONFR7_HSF_0   (0x1UL << JPEG_CONFR7_HSF_Pos)

0x00001000

◆ JPEG_CONFR7_HSF_1

#define JPEG_CONFR7_HSF_1   (0x2UL << JPEG_CONFR7_HSF_Pos)

0x00002000

◆ JPEG_CONFR7_HSF_2

#define JPEG_CONFR7_HSF_2   (0x4UL << JPEG_CONFR7_HSF_Pos)

0x00004000

◆ JPEG_CONFR7_HSF_3

#define JPEG_CONFR7_HSF_3   (0x8UL << JPEG_CONFR7_HSF_Pos)

0x00008000

◆ JPEG_CONFR7_HSF_Msk

#define JPEG_CONFR7_HSF_Msk   (0xFUL << JPEG_CONFR7_HSF_Pos)

0x0000F000

◆ JPEG_CONFR7_NB

#define JPEG_CONFR7_NB   JPEG_CONFR7_NB_Msk

Number of data units minus 1 that belong to a particular color in the MCU

◆ JPEG_CONFR7_NB_0

#define JPEG_CONFR7_NB_0   (0x1UL << JPEG_CONFR7_NB_Pos)

0x00000010

◆ JPEG_CONFR7_NB_1

#define JPEG_CONFR7_NB_1   (0x2UL << JPEG_CONFR7_NB_Pos)

0x00000020

◆ JPEG_CONFR7_NB_2

#define JPEG_CONFR7_NB_2   (0x4UL << JPEG_CONFR7_NB_Pos)

0x00000040

◆ JPEG_CONFR7_NB_3

#define JPEG_CONFR7_NB_3   (0x8UL << JPEG_CONFR7_NB_Pos)

0x00000080

◆ JPEG_CONFR7_NB_Msk

#define JPEG_CONFR7_NB_Msk   (0xFUL << JPEG_CONFR7_NB_Pos)

0x000000F0

◆ JPEG_CONFR7_QT

#define JPEG_CONFR7_QT   JPEG_CONFR7_QT_Msk

Selects quantization table associated with a color component

◆ JPEG_CONFR7_QT_0

#define JPEG_CONFR7_QT_0   (0x1UL << JPEG_CONFR7_QT_Pos)

0x00000004

◆ JPEG_CONFR7_QT_1

#define JPEG_CONFR7_QT_1   (0x2UL << JPEG_CONFR7_QT_Pos)

0x00000008

◆ JPEG_CONFR7_QT_Msk

#define JPEG_CONFR7_QT_Msk   (0x3UL << JPEG_CONFR7_QT_Pos)

0x0000000C

◆ JPEG_CONFR7_VSF

#define JPEG_CONFR7_VSF   JPEG_CONFR7_VSF_Msk

Vertical sampling factor for component 2

◆ JPEG_CONFR7_VSF_0

#define JPEG_CONFR7_VSF_0   (0x1UL << JPEG_CONFR7_VSF_Pos)

0x00000100

◆ JPEG_CONFR7_VSF_1

#define JPEG_CONFR7_VSF_1   (0x2UL << JPEG_CONFR7_VSF_Pos)

0x00000200

◆ JPEG_CONFR7_VSF_2

#define JPEG_CONFR7_VSF_2   (0x4UL << JPEG_CONFR7_VSF_Pos)

0x00000400

◆ JPEG_CONFR7_VSF_3

#define JPEG_CONFR7_VSF_3   (0x8UL << JPEG_CONFR7_VSF_Pos)

0x00000800

◆ JPEG_CONFR7_VSF_Msk

#define JPEG_CONFR7_VSF_Msk   (0xFUL << JPEG_CONFR7_VSF_Pos)

0x00000F00

◆ JPEG_CR_EOCIE

#define JPEG_CR_EOCIE   JPEG_CR_EOCIE_Msk

End of Conversion Interrupt Enable

◆ JPEG_CR_EOCIE_Msk

#define JPEG_CR_EOCIE_Msk   (0x1UL << JPEG_CR_EOCIE_Pos)

0x00000020

◆ JPEG_CR_HPDIE

#define JPEG_CR_HPDIE   JPEG_CR_HPDIE_Msk

Header Parsing Done Interrupt Enable

◆ JPEG_CR_HPDIE_Msk

#define JPEG_CR_HPDIE_Msk   (0x1UL << JPEG_CR_HPDIE_Pos)

0x00000040

◆ JPEG_CR_IDMAEN

#define JPEG_CR_IDMAEN   JPEG_CR_IDMAEN_Msk

Enable the DMA request generation for the input FIFO

◆ JPEG_CR_IDMAEN_Msk

#define JPEG_CR_IDMAEN_Msk   (0x1UL << JPEG_CR_IDMAEN_Pos)

0x00000800

◆ JPEG_CR_IFF

#define JPEG_CR_IFF   JPEG_CR_IFF_Msk

Flush the input FIFO

◆ JPEG_CR_IFF_Msk

#define JPEG_CR_IFF_Msk   (0x1UL << JPEG_CR_IFF_Pos)

0x00002000

◆ JPEG_CR_IFNFIE

#define JPEG_CR_IFNFIE   JPEG_CR_IFNFIE_Msk

Input FIFO Not Full Interrupt Enable

◆ JPEG_CR_IFNFIE_Msk

#define JPEG_CR_IFNFIE_Msk   (0x1UL << JPEG_CR_IFNFIE_Pos)

0x00000004

◆ JPEG_CR_IFTIE

#define JPEG_CR_IFTIE   JPEG_CR_IFTIE_Msk

Input FIFO Threshold Interrupt Enable

◆ JPEG_CR_IFTIE_Msk

#define JPEG_CR_IFTIE_Msk   (0x1UL << JPEG_CR_IFTIE_Pos)

0x00000002

◆ JPEG_CR_JCEN

#define JPEG_CR_JCEN   JPEG_CR_JCEN_Msk

Enable the JPEG Codec Core

◆ JPEG_CR_JCEN_Msk

#define JPEG_CR_JCEN_Msk   (0x1UL << JPEG_CR_JCEN_Pos)

0x00000001

◆ JPEG_CR_ODMAEN

#define JPEG_CR_ODMAEN   JPEG_CR_ODMAEN_Msk

Enable the DMA request generation for the output FIFO

◆ JPEG_CR_ODMAEN_Msk

#define JPEG_CR_ODMAEN_Msk   (0x1UL << JPEG_CR_ODMAEN_Pos)

0x00001000

◆ JPEG_CR_OFF

#define JPEG_CR_OFF   JPEG_CR_OFF_Msk

Flush the output FIFO

◆ JPEG_CR_OFF_Msk

#define JPEG_CR_OFF_Msk   (0x1UL << JPEG_CR_OFF_Pos)

0x00004000

◆ JPEG_CR_OFNEIE

#define JPEG_CR_OFNEIE   JPEG_CR_OFNEIE_Msk

Output FIFO Not Empty Interrupt Enable

◆ JPEG_CR_OFNEIE_Msk

#define JPEG_CR_OFNEIE_Msk   (0x1UL << JPEG_CR_OFNEIE_Pos)

0x00000010

◆ JPEG_CR_OFTIE

#define JPEG_CR_OFTIE   JPEG_CR_OFTIE_Msk

Output FIFO Threshold Interrupt Enable

◆ JPEG_CR_OFTIE_Msk

#define JPEG_CR_OFTIE_Msk   (0x1UL << JPEG_CR_OFTIE_Pos)

0x00000008

◆ JPEG_DIR_DATAIN

#define JPEG_DIR_DATAIN   JPEG_DIR_DATAIN_Msk

Data Input FIFO

◆ JPEG_DIR_DATAIN_Msk

#define JPEG_DIR_DATAIN_Msk   (0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos)

0xFFFFFFFF

◆ JPEG_DOR_DATAOUT

#define JPEG_DOR_DATAOUT   JPEG_DOR_DATAOUT_Msk

Data Output FIFO

◆ JPEG_DOR_DATAOUT_Msk

#define JPEG_DOR_DATAOUT_Msk   (0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos)

0xFFFFFFFF

◆ JPEG_SR_COF

#define JPEG_SR_COF   JPEG_SR_COF_Msk

JPEG Codec operation on going flag

◆ JPEG_SR_COF_Msk

#define JPEG_SR_COF_Msk   (0x1UL << JPEG_SR_COF_Pos)

0x00000008

◆ JPEG_SR_EOCF

#define JPEG_SR_EOCF   JPEG_SR_EOCF_Msk

JPEG Codec core has finished the encoding or the decoding process and than last data has been sent to the output FIFO

◆ JPEG_SR_EOCF_Msk

#define JPEG_SR_EOCF_Msk   (0x1UL << JPEG_SR_EOCF_Pos)

0x00000002

◆ JPEG_SR_HPDF

#define JPEG_SR_HPDF   JPEG_SR_HPDF_Msk

JPEG Codec has finished the parsing of the headers and the internal registers have been updated

◆ JPEG_SR_HPDF_Msk

#define JPEG_SR_HPDF_Msk   (0x1UL << JPEG_SR_HPDF_Pos)

0x00000004

◆ JPEG_SR_IFNFF

#define JPEG_SR_IFNFF   JPEG_SR_IFNFF_Msk

Input FIFO Not Full Flag, a data can be written

◆ JPEG_SR_IFNFF_Msk

#define JPEG_SR_IFNFF_Msk   (0x1UL << JPEG_SR_IFNFF_Pos)

0x00000004

◆ JPEG_SR_IFTF

#define JPEG_SR_IFTF   JPEG_SR_IFTF_Msk

Input FIFO is not full and is bellow its threshold flag

◆ JPEG_SR_IFTF_Msk

#define JPEG_SR_IFTF_Msk   (0x1UL << JPEG_SR_IFTF_Pos)

0x00000002

◆ JPEG_SR_OFNEF

#define JPEG_SR_OFNEF   JPEG_SR_OFNEF_Msk

Output FIFO is not empty, a data is available

◆ JPEG_SR_OFNEF_Msk

#define JPEG_SR_OFNEF_Msk   (0x1UL << JPEG_SR_OFNEF_Pos)

0x00000001

◆ JPEG_SR_OFTF

#define JPEG_SR_OFTF   JPEG_SR_OFTF_Msk

Output FIFO is not empty and has reach its threshold

◆ JPEG_SR_OFTF_Msk

#define JPEG_SR_OFTF_Msk   (0x1UL << JPEG_SR_OFTF_Pos)

0x00000008

◆ LPTIM_ARR_ARR

#define LPTIM_ARR_ARR   LPTIM_ARR_ARR_Msk

Auto reload register

◆ LPTIM_ARR_ARR_Msk

#define LPTIM_ARR_ARR_Msk   (0xFFFFUL << LPTIM_ARR_ARR_Pos)

0x0000FFFF

◆ LPTIM_CFGR_CKFLT

#define LPTIM_CFGR_CKFLT   LPTIM_CFGR_CKFLT_Msk

CKFLT[1:0] bits (Configurable digital filter for external clock)

◆ LPTIM_CFGR_CKFLT_0

#define LPTIM_CFGR_CKFLT_0   (0x1UL << LPTIM_CFGR_CKFLT_Pos)

0x00000008

◆ LPTIM_CFGR_CKFLT_1

#define LPTIM_CFGR_CKFLT_1   (0x2UL << LPTIM_CFGR_CKFLT_Pos)

0x00000010

◆ LPTIM_CFGR_CKFLT_Msk

#define LPTIM_CFGR_CKFLT_Msk   (0x3UL << LPTIM_CFGR_CKFLT_Pos)

0x00000018

◆ LPTIM_CFGR_CKPOL

#define LPTIM_CFGR_CKPOL   LPTIM_CFGR_CKPOL_Msk

CKPOL[1:0] bits (Clock polarity)

◆ LPTIM_CFGR_CKPOL_0

#define LPTIM_CFGR_CKPOL_0   (0x1UL << LPTIM_CFGR_CKPOL_Pos)

0x00000002

◆ LPTIM_CFGR_CKPOL_1

#define LPTIM_CFGR_CKPOL_1   (0x2UL << LPTIM_CFGR_CKPOL_Pos)

0x00000004

◆ LPTIM_CFGR_CKPOL_Msk

#define LPTIM_CFGR_CKPOL_Msk   (0x3UL << LPTIM_CFGR_CKPOL_Pos)

0x00000006

◆ LPTIM_CFGR_CKSEL

#define LPTIM_CFGR_CKSEL   LPTIM_CFGR_CKSEL_Msk

Clock selector

◆ LPTIM_CFGR_CKSEL_Msk

#define LPTIM_CFGR_CKSEL_Msk   (0x1UL << LPTIM_CFGR_CKSEL_Pos)

0x00000001

◆ LPTIM_CFGR_COUNTMODE

#define LPTIM_CFGR_COUNTMODE   LPTIM_CFGR_COUNTMODE_Msk

Counter mode enable

◆ LPTIM_CFGR_COUNTMODE_Msk

#define LPTIM_CFGR_COUNTMODE_Msk   (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)

0x00800000

◆ LPTIM_CFGR_ENC

#define LPTIM_CFGR_ENC   LPTIM_CFGR_ENC_Msk

Encoder mode enable

◆ LPTIM_CFGR_ENC_Msk

#define LPTIM_CFGR_ENC_Msk   (0x1UL << LPTIM_CFGR_ENC_Pos)

0x01000000

◆ LPTIM_CFGR_PRELOAD

#define LPTIM_CFGR_PRELOAD   LPTIM_CFGR_PRELOAD_Msk

Reg update mode

◆ LPTIM_CFGR_PRELOAD_Msk

#define LPTIM_CFGR_PRELOAD_Msk   (0x1UL << LPTIM_CFGR_PRELOAD_Pos)

0x00400000

◆ LPTIM_CFGR_PRESC

#define LPTIM_CFGR_PRESC   LPTIM_CFGR_PRESC_Msk

PRESC[2:0] bits (Clock prescaler)

◆ LPTIM_CFGR_PRESC_0

#define LPTIM_CFGR_PRESC_0   (0x1UL << LPTIM_CFGR_PRESC_Pos)

0x00000200

◆ LPTIM_CFGR_PRESC_1

#define LPTIM_CFGR_PRESC_1   (0x2UL << LPTIM_CFGR_PRESC_Pos)

0x00000400

◆ LPTIM_CFGR_PRESC_2

#define LPTIM_CFGR_PRESC_2   (0x4UL << LPTIM_CFGR_PRESC_Pos)

0x00000800

◆ LPTIM_CFGR_PRESC_Msk

#define LPTIM_CFGR_PRESC_Msk   (0x7UL << LPTIM_CFGR_PRESC_Pos)

0x00000E00

◆ LPTIM_CFGR_TIMOUT

#define LPTIM_CFGR_TIMOUT   LPTIM_CFGR_TIMOUT_Msk

Timout enable

◆ LPTIM_CFGR_TIMOUT_Msk

#define LPTIM_CFGR_TIMOUT_Msk   (0x1UL << LPTIM_CFGR_TIMOUT_Pos)

0x00080000

◆ LPTIM_CFGR_TRGFLT

#define LPTIM_CFGR_TRGFLT   LPTIM_CFGR_TRGFLT_Msk

TRGFLT[1:0] bits (Configurable digital filter for trigger)

◆ LPTIM_CFGR_TRGFLT_0

#define LPTIM_CFGR_TRGFLT_0   (0x1UL << LPTIM_CFGR_TRGFLT_Pos)

0x00000040

◆ LPTIM_CFGR_TRGFLT_1

#define LPTIM_CFGR_TRGFLT_1   (0x2UL << LPTIM_CFGR_TRGFLT_Pos)

0x00000080

◆ LPTIM_CFGR_TRGFLT_Msk

#define LPTIM_CFGR_TRGFLT_Msk   (0x3UL << LPTIM_CFGR_TRGFLT_Pos)

0x000000C0

◆ LPTIM_CFGR_TRIGEN

#define LPTIM_CFGR_TRIGEN   LPTIM_CFGR_TRIGEN_Msk

TRIGEN[1:0] bits (Trigger enable and polarity)

◆ LPTIM_CFGR_TRIGEN_0

#define LPTIM_CFGR_TRIGEN_0   (0x1UL << LPTIM_CFGR_TRIGEN_Pos)

0x00020000

◆ LPTIM_CFGR_TRIGEN_1

#define LPTIM_CFGR_TRIGEN_1   (0x2UL << LPTIM_CFGR_TRIGEN_Pos)

0x00040000

◆ LPTIM_CFGR_TRIGEN_Msk

#define LPTIM_CFGR_TRIGEN_Msk   (0x3UL << LPTIM_CFGR_TRIGEN_Pos)

0x00060000

◆ LPTIM_CFGR_TRIGSEL

#define LPTIM_CFGR_TRIGSEL   LPTIM_CFGR_TRIGSEL_Msk

TRIGSEL[2:0]] bits (Trigger selector)

◆ LPTIM_CFGR_TRIGSEL_0

#define LPTIM_CFGR_TRIGSEL_0   (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)

0x00002000

◆ LPTIM_CFGR_TRIGSEL_1

#define LPTIM_CFGR_TRIGSEL_1   (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)

0x00004000

◆ LPTIM_CFGR_TRIGSEL_2

#define LPTIM_CFGR_TRIGSEL_2   (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)

0x00008000

◆ LPTIM_CFGR_TRIGSEL_Msk

#define LPTIM_CFGR_TRIGSEL_Msk   (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)

0x0000E000

◆ LPTIM_CFGR_WAVE

#define LPTIM_CFGR_WAVE   LPTIM_CFGR_WAVE_Msk

Waveform shape

◆ LPTIM_CFGR_WAVE_Msk

#define LPTIM_CFGR_WAVE_Msk   (0x1UL << LPTIM_CFGR_WAVE_Pos)

0x00100000

◆ LPTIM_CFGR_WAVPOL

#define LPTIM_CFGR_WAVPOL   LPTIM_CFGR_WAVPOL_Msk

Waveform shape polarity

◆ LPTIM_CFGR_WAVPOL_Msk

#define LPTIM_CFGR_WAVPOL_Msk   (0x1UL << LPTIM_CFGR_WAVPOL_Pos)

0x00200000

◆ LPTIM_CMP_CMP

#define LPTIM_CMP_CMP   LPTIM_CMP_CMP_Msk

Compare register

◆ LPTIM_CMP_CMP_Msk

#define LPTIM_CMP_CMP_Msk   (0xFFFFUL << LPTIM_CMP_CMP_Pos)

0x0000FFFF

◆ LPTIM_CNT_CNT

#define LPTIM_CNT_CNT   LPTIM_CNT_CNT_Msk

Counter register

◆ LPTIM_CNT_CNT_Msk

#define LPTIM_CNT_CNT_Msk   (0xFFFFUL << LPTIM_CNT_CNT_Pos)

0x0000FFFF

◆ LPTIM_CR_CNTSTRT

#define LPTIM_CR_CNTSTRT   LPTIM_CR_CNTSTRT_Msk

Timer start in continuous mode

◆ LPTIM_CR_CNTSTRT_Msk

#define LPTIM_CR_CNTSTRT_Msk   (0x1UL << LPTIM_CR_CNTSTRT_Pos)

0x00000004

◆ LPTIM_CR_ENABLE

#define LPTIM_CR_ENABLE   LPTIM_CR_ENABLE_Msk

LPTIMer enable

◆ LPTIM_CR_ENABLE_Msk

#define LPTIM_CR_ENABLE_Msk   (0x1UL << LPTIM_CR_ENABLE_Pos)

0x00000001

◆ LPTIM_CR_SNGSTRT

#define LPTIM_CR_SNGSTRT   LPTIM_CR_SNGSTRT_Msk

Timer start in single mode

◆ LPTIM_CR_SNGSTRT_Msk

#define LPTIM_CR_SNGSTRT_Msk   (0x1UL << LPTIM_CR_SNGSTRT_Pos)

0x00000002

◆ LPTIM_ICR_ARRMCF

#define LPTIM_ICR_ARRMCF   LPTIM_ICR_ARRMCF_Msk

Autoreload match Clear Flag

◆ LPTIM_ICR_ARRMCF_Msk

#define LPTIM_ICR_ARRMCF_Msk   (0x1UL << LPTIM_ICR_ARRMCF_Pos)

0x00000002

◆ LPTIM_ICR_ARROKCF

#define LPTIM_ICR_ARROKCF   LPTIM_ICR_ARROKCF_Msk

Autoreload register update OK Clear Flag

◆ LPTIM_ICR_ARROKCF_Msk

#define LPTIM_ICR_ARROKCF_Msk   (0x1UL << LPTIM_ICR_ARROKCF_Pos)

0x00000010

◆ LPTIM_ICR_CMPMCF

#define LPTIM_ICR_CMPMCF   LPTIM_ICR_CMPMCF_Msk

Compare match Clear Flag

◆ LPTIM_ICR_CMPMCF_Msk

#define LPTIM_ICR_CMPMCF_Msk   (0x1UL << LPTIM_ICR_CMPMCF_Pos)

0x00000001

◆ LPTIM_ICR_CMPOKCF

#define LPTIM_ICR_CMPOKCF   LPTIM_ICR_CMPOKCF_Msk

Compare register update OK Clear Flag

◆ LPTIM_ICR_CMPOKCF_Msk

#define LPTIM_ICR_CMPOKCF_Msk   (0x1UL << LPTIM_ICR_CMPOKCF_Pos)

0x00000008

◆ LPTIM_ICR_DOWNCF

#define LPTIM_ICR_DOWNCF   LPTIM_ICR_DOWNCF_Msk

Counter direction change up to down Clear Flag

◆ LPTIM_ICR_DOWNCF_Msk

#define LPTIM_ICR_DOWNCF_Msk   (0x1UL << LPTIM_ICR_DOWNCF_Pos)

0x00000040

◆ LPTIM_ICR_EXTTRIGCF

#define LPTIM_ICR_EXTTRIGCF   LPTIM_ICR_EXTTRIGCF_Msk

External trigger edge event Clear Flag

◆ LPTIM_ICR_EXTTRIGCF_Msk

#define LPTIM_ICR_EXTTRIGCF_Msk   (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)

0x00000004

◆ LPTIM_ICR_UPCF

#define LPTIM_ICR_UPCF   LPTIM_ICR_UPCF_Msk

Counter direction change down to up Clear Flag

◆ LPTIM_ICR_UPCF_Msk

#define LPTIM_ICR_UPCF_Msk   (0x1UL << LPTIM_ICR_UPCF_Pos)

0x00000020

◆ LPTIM_IER_ARRMIE

#define LPTIM_IER_ARRMIE   LPTIM_IER_ARRMIE_Msk

Autoreload match Interrupt Enable

◆ LPTIM_IER_ARRMIE_Msk

#define LPTIM_IER_ARRMIE_Msk   (0x1UL << LPTIM_IER_ARRMIE_Pos)

0x00000002

◆ LPTIM_IER_ARROKIE

#define LPTIM_IER_ARROKIE   LPTIM_IER_ARROKIE_Msk

Autoreload register update OK Interrupt Enable

◆ LPTIM_IER_ARROKIE_Msk

#define LPTIM_IER_ARROKIE_Msk   (0x1UL << LPTIM_IER_ARROKIE_Pos)

0x00000010

◆ LPTIM_IER_CMPMIE

#define LPTIM_IER_CMPMIE   LPTIM_IER_CMPMIE_Msk

Compare match Interrupt Enable

◆ LPTIM_IER_CMPMIE_Msk

#define LPTIM_IER_CMPMIE_Msk   (0x1UL << LPTIM_IER_CMPMIE_Pos)

0x00000001

◆ LPTIM_IER_CMPOKIE

#define LPTIM_IER_CMPOKIE   LPTIM_IER_CMPOKIE_Msk

Compare register update OK Interrupt Enable

◆ LPTIM_IER_CMPOKIE_Msk

#define LPTIM_IER_CMPOKIE_Msk   (0x1UL << LPTIM_IER_CMPOKIE_Pos)

0x00000008

◆ LPTIM_IER_DOWNIE

#define LPTIM_IER_DOWNIE   LPTIM_IER_DOWNIE_Msk

Counter direction change up to down Interrupt Enable

◆ LPTIM_IER_DOWNIE_Msk

#define LPTIM_IER_DOWNIE_Msk   (0x1UL << LPTIM_IER_DOWNIE_Pos)

0x00000040

◆ LPTIM_IER_EXTTRIGIE

#define LPTIM_IER_EXTTRIGIE   LPTIM_IER_EXTTRIGIE_Msk

External trigger edge event Interrupt Enable

◆ LPTIM_IER_EXTTRIGIE_Msk

#define LPTIM_IER_EXTTRIGIE_Msk   (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)

0x00000004

◆ LPTIM_IER_UPIE

#define LPTIM_IER_UPIE   LPTIM_IER_UPIE_Msk

Counter direction change down to up Interrupt Enable

◆ LPTIM_IER_UPIE_Msk

#define LPTIM_IER_UPIE_Msk   (0x1UL << LPTIM_IER_UPIE_Pos)

0x00000020

◆ LPTIM_ISR_ARRM

#define LPTIM_ISR_ARRM   LPTIM_ISR_ARRM_Msk

Autoreload match

◆ LPTIM_ISR_ARRM_Msk

#define LPTIM_ISR_ARRM_Msk   (0x1UL << LPTIM_ISR_ARRM_Pos)

0x00000002

◆ LPTIM_ISR_ARROK

#define LPTIM_ISR_ARROK   LPTIM_ISR_ARROK_Msk

Autoreload register update OK

◆ LPTIM_ISR_ARROK_Msk

#define LPTIM_ISR_ARROK_Msk   (0x1UL << LPTIM_ISR_ARROK_Pos)

0x00000010

◆ LPTIM_ISR_CMPM

#define LPTIM_ISR_CMPM   LPTIM_ISR_CMPM_Msk

Compare match

◆ LPTIM_ISR_CMPM_Msk

#define LPTIM_ISR_CMPM_Msk   (0x1UL << LPTIM_ISR_CMPM_Pos)

0x00000001

◆ LPTIM_ISR_CMPOK

#define LPTIM_ISR_CMPOK   LPTIM_ISR_CMPOK_Msk

Compare register update OK

◆ LPTIM_ISR_CMPOK_Msk

#define LPTIM_ISR_CMPOK_Msk   (0x1UL << LPTIM_ISR_CMPOK_Pos)

0x00000008

◆ LPTIM_ISR_DOWN

#define LPTIM_ISR_DOWN   LPTIM_ISR_DOWN_Msk

Counter direction change up to down

◆ LPTIM_ISR_DOWN_Msk

#define LPTIM_ISR_DOWN_Msk   (0x1UL << LPTIM_ISR_DOWN_Pos)

0x00000040

◆ LPTIM_ISR_EXTTRIG

#define LPTIM_ISR_EXTTRIG   LPTIM_ISR_EXTTRIG_Msk

External trigger edge event

◆ LPTIM_ISR_EXTTRIG_Msk

#define LPTIM_ISR_EXTTRIG_Msk   (0x1UL << LPTIM_ISR_EXTTRIG_Pos)

0x00000004

◆ LPTIM_ISR_UP

#define LPTIM_ISR_UP   LPTIM_ISR_UP_Msk

Counter direction change down to up

◆ LPTIM_ISR_UP_Msk

#define LPTIM_ISR_UP_Msk   (0x1UL << LPTIM_ISR_UP_Pos)

0x00000020

◆ LTDC_AWCR_AAH

#define LTDC_AWCR_AAH   LTDC_AWCR_AAH_Msk

Accumulated Active heigh

◆ LTDC_AWCR_AAH_Msk

#define LTDC_AWCR_AAH_Msk   (0x7FFUL << LTDC_AWCR_AAH_Pos)

0x000007FF

◆ LTDC_AWCR_AAW

#define LTDC_AWCR_AAW   LTDC_AWCR_AAW_Msk

Accumulated Active Width

◆ LTDC_AWCR_AAW_Msk

#define LTDC_AWCR_AAW_Msk   (0xFFFUL << LTDC_AWCR_AAW_Pos)

0x0FFF0000

◆ LTDC_BCCR_BCBLUE

#define LTDC_BCCR_BCBLUE   LTDC_BCCR_BCBLUE_Msk

Background Blue value

◆ LTDC_BCCR_BCBLUE_Msk

#define LTDC_BCCR_BCBLUE_Msk   (0xFFUL << LTDC_BCCR_BCBLUE_Pos)

0x000000FF

◆ LTDC_BCCR_BCGREEN

#define LTDC_BCCR_BCGREEN   LTDC_BCCR_BCGREEN_Msk

Background Green value

◆ LTDC_BCCR_BCGREEN_Msk

#define LTDC_BCCR_BCGREEN_Msk   (0xFFUL << LTDC_BCCR_BCGREEN_Pos)

0x0000FF00

◆ LTDC_BCCR_BCRED

#define LTDC_BCCR_BCRED   LTDC_BCCR_BCRED_Msk

Background Red value

◆ LTDC_BCCR_BCRED_Msk

#define LTDC_BCCR_BCRED_Msk   (0xFFUL << LTDC_BCCR_BCRED_Pos)

0x00FF0000

◆ LTDC_BPCR_AHBP

#define LTDC_BPCR_AHBP   LTDC_BPCR_AHBP_Msk

Accumulated Horizontal Back Porch

◆ LTDC_BPCR_AHBP_Msk

#define LTDC_BPCR_AHBP_Msk   (0xFFFUL << LTDC_BPCR_AHBP_Pos)

0x0FFF0000

◆ LTDC_BPCR_AVBP

#define LTDC_BPCR_AVBP   LTDC_BPCR_AVBP_Msk

Accumulated Vertical Back Porch

◆ LTDC_BPCR_AVBP_Msk

#define LTDC_BPCR_AVBP_Msk   (0x7FFUL << LTDC_BPCR_AVBP_Pos)

0x000007FF

◆ LTDC_CDSR_HDES

#define LTDC_CDSR_HDES   LTDC_CDSR_HDES_Msk

Horizontal Data Enable Status

◆ LTDC_CDSR_HDES_Msk

#define LTDC_CDSR_HDES_Msk   (0x1UL << LTDC_CDSR_HDES_Pos)

0x00000002

◆ LTDC_CDSR_HSYNCS

#define LTDC_CDSR_HSYNCS   LTDC_CDSR_HSYNCS_Msk

Horizontal Synchronization Status

◆ LTDC_CDSR_HSYNCS_Msk

#define LTDC_CDSR_HSYNCS_Msk   (0x1UL << LTDC_CDSR_HSYNCS_Pos)

0x00000008

◆ LTDC_CDSR_VDES

#define LTDC_CDSR_VDES   LTDC_CDSR_VDES_Msk

Vertical Data Enable Status

◆ LTDC_CDSR_VDES_Msk

#define LTDC_CDSR_VDES_Msk   (0x1UL << LTDC_CDSR_VDES_Pos)

0x00000001

◆ LTDC_CDSR_VSYNCS

#define LTDC_CDSR_VSYNCS   LTDC_CDSR_VSYNCS_Msk

Vertical Synchronization Status

◆ LTDC_CDSR_VSYNCS_Msk

#define LTDC_CDSR_VSYNCS_Msk   (0x1UL << LTDC_CDSR_VSYNCS_Pos)

0x00000004

◆ LTDC_CPSR_CXPOS

#define LTDC_CPSR_CXPOS   LTDC_CPSR_CXPOS_Msk

Current X Position

◆ LTDC_CPSR_CXPOS_Msk

#define LTDC_CPSR_CXPOS_Msk   (0xFFFFUL << LTDC_CPSR_CXPOS_Pos)

0xFFFF0000

◆ LTDC_CPSR_CYPOS

#define LTDC_CPSR_CYPOS   LTDC_CPSR_CYPOS_Msk

Current Y Position

◆ LTDC_CPSR_CYPOS_Msk

#define LTDC_CPSR_CYPOS_Msk   (0xFFFFUL << LTDC_CPSR_CYPOS_Pos)

0x0000FFFF

◆ LTDC_GCR_DBW

#define LTDC_GCR_DBW   LTDC_GCR_DBW_Msk

Dither Blue Width

◆ LTDC_GCR_DBW_Msk

#define LTDC_GCR_DBW_Msk   (0x7UL << LTDC_GCR_DBW_Pos)

0x00000070

◆ LTDC_GCR_DEN

#define LTDC_GCR_DEN   LTDC_GCR_DEN_Msk

Dither Enable

◆ LTDC_GCR_DEN_Msk

#define LTDC_GCR_DEN_Msk   (0x1UL << LTDC_GCR_DEN_Pos)

0x00010000

◆ LTDC_GCR_DEPOL

#define LTDC_GCR_DEPOL   LTDC_GCR_DEPOL_Msk

Data Enable Polarity

◆ LTDC_GCR_DEPOL_Msk

#define LTDC_GCR_DEPOL_Msk   (0x1UL << LTDC_GCR_DEPOL_Pos)

0x20000000

◆ LTDC_GCR_DGW

#define LTDC_GCR_DGW   LTDC_GCR_DGW_Msk

Dither Green Width

◆ LTDC_GCR_DGW_Msk

#define LTDC_GCR_DGW_Msk   (0x7UL << LTDC_GCR_DGW_Pos)

0x00000700

◆ LTDC_GCR_DRW

#define LTDC_GCR_DRW   LTDC_GCR_DRW_Msk

Dither Red Width

◆ LTDC_GCR_DRW_Msk

#define LTDC_GCR_DRW_Msk   (0x7UL << LTDC_GCR_DRW_Pos)

0x00007000

◆ LTDC_GCR_HSPOL

#define LTDC_GCR_HSPOL   LTDC_GCR_HSPOL_Msk

Horizontal Synchronization Polarity

◆ LTDC_GCR_HSPOL_Msk

#define LTDC_GCR_HSPOL_Msk   (0x1UL << LTDC_GCR_HSPOL_Pos)

0x80000000

◆ LTDC_GCR_LTDCEN

#define LTDC_GCR_LTDCEN   LTDC_GCR_LTDCEN_Msk

LCD-TFT controller enable bit

◆ LTDC_GCR_LTDCEN_Msk

#define LTDC_GCR_LTDCEN_Msk   (0x1UL << LTDC_GCR_LTDCEN_Pos)

0x00000001

◆ LTDC_GCR_PCPOL

#define LTDC_GCR_PCPOL   LTDC_GCR_PCPOL_Msk

Pixel Clock Polarity

◆ LTDC_GCR_PCPOL_Msk

#define LTDC_GCR_PCPOL_Msk   (0x1UL << LTDC_GCR_PCPOL_Pos)

0x10000000

◆ LTDC_GCR_VSPOL

#define LTDC_GCR_VSPOL   LTDC_GCR_VSPOL_Msk

Vertical Synchronization Polarity

◆ LTDC_GCR_VSPOL_Msk

#define LTDC_GCR_VSPOL_Msk   (0x1UL << LTDC_GCR_VSPOL_Pos)

0x40000000

◆ LTDC_ICR_CFUIF

#define LTDC_ICR_CFUIF   LTDC_ICR_CFUIF_Msk

Clears the FIFO Underrun Interrupt Flag

◆ LTDC_ICR_CFUIF_Msk

#define LTDC_ICR_CFUIF_Msk   (0x1UL << LTDC_ICR_CFUIF_Pos)

0x00000002

◆ LTDC_ICR_CLIF

#define LTDC_ICR_CLIF   LTDC_ICR_CLIF_Msk

Clears the Line Interrupt Flag

◆ LTDC_ICR_CLIF_Msk

#define LTDC_ICR_CLIF_Msk   (0x1UL << LTDC_ICR_CLIF_Pos)

0x00000001

◆ LTDC_ICR_CRRIF

#define LTDC_ICR_CRRIF   LTDC_ICR_CRRIF_Msk

Clears Register Reload interrupt Flag

◆ LTDC_ICR_CRRIF_Msk

#define LTDC_ICR_CRRIF_Msk   (0x1UL << LTDC_ICR_CRRIF_Pos)

0x00000008

◆ LTDC_ICR_CTERRIF

#define LTDC_ICR_CTERRIF   LTDC_ICR_CTERRIF_Msk

Clears the Transfer Error Interrupt Flag

◆ LTDC_ICR_CTERRIF_Msk

#define LTDC_ICR_CTERRIF_Msk   (0x1UL << LTDC_ICR_CTERRIF_Pos)

0x00000004

◆ LTDC_IER_FUIE

#define LTDC_IER_FUIE   LTDC_IER_FUIE_Msk

FIFO Underrun Interrupt Enable

◆ LTDC_IER_FUIE_Msk

#define LTDC_IER_FUIE_Msk   (0x1UL << LTDC_IER_FUIE_Pos)

0x00000002

◆ LTDC_IER_LIE

#define LTDC_IER_LIE   LTDC_IER_LIE_Msk

Line Interrupt Enable

◆ LTDC_IER_LIE_Msk

#define LTDC_IER_LIE_Msk   (0x1UL << LTDC_IER_LIE_Pos)

0x00000001

◆ LTDC_IER_RRIE

#define LTDC_IER_RRIE   LTDC_IER_RRIE_Msk

Register Reload interrupt enable

◆ LTDC_IER_RRIE_Msk

#define LTDC_IER_RRIE_Msk   (0x1UL << LTDC_IER_RRIE_Pos)

0x00000008

◆ LTDC_IER_TERRIE

#define LTDC_IER_TERRIE   LTDC_IER_TERRIE_Msk

Transfer Error Interrupt Enable

◆ LTDC_IER_TERRIE_Msk

#define LTDC_IER_TERRIE_Msk   (0x1UL << LTDC_IER_TERRIE_Pos)

0x00000004

◆ LTDC_ISR_FUIF

#define LTDC_ISR_FUIF   LTDC_ISR_FUIF_Msk

FIFO Underrun Interrupt Flag

◆ LTDC_ISR_FUIF_Msk

#define LTDC_ISR_FUIF_Msk   (0x1UL << LTDC_ISR_FUIF_Pos)

0x00000002

◆ LTDC_ISR_LIF

#define LTDC_ISR_LIF   LTDC_ISR_LIF_Msk

Line Interrupt Flag

◆ LTDC_ISR_LIF_Msk

#define LTDC_ISR_LIF_Msk   (0x1UL << LTDC_ISR_LIF_Pos)

0x00000001

◆ LTDC_ISR_RRIF

#define LTDC_ISR_RRIF   LTDC_ISR_RRIF_Msk

Register Reload interrupt Flag

◆ LTDC_ISR_RRIF_Msk

#define LTDC_ISR_RRIF_Msk   (0x1UL << LTDC_ISR_RRIF_Pos)

0x00000008

◆ LTDC_ISR_TERRIF

#define LTDC_ISR_TERRIF   LTDC_ISR_TERRIF_Msk

Transfer Error Interrupt Flag

◆ LTDC_ISR_TERRIF_Msk

#define LTDC_ISR_TERRIF_Msk   (0x1UL << LTDC_ISR_TERRIF_Pos)

0x00000004

◆ LTDC_LIPCR_LIPOS

#define LTDC_LIPCR_LIPOS   LTDC_LIPCR_LIPOS_Msk

Line Interrupt Position

◆ LTDC_LIPCR_LIPOS_Msk

#define LTDC_LIPCR_LIPOS_Msk   (0x7FFUL << LTDC_LIPCR_LIPOS_Pos)

0x000007FF

◆ LTDC_LxBFCR_BF1

#define LTDC_LxBFCR_BF1   LTDC_LxBFCR_BF1_Msk

Blending Factor 1

◆ LTDC_LxBFCR_BF1_Msk

#define LTDC_LxBFCR_BF1_Msk   (0x7UL << LTDC_LxBFCR_BF1_Pos)

0x00000700

◆ LTDC_LxBFCR_BF2

#define LTDC_LxBFCR_BF2   LTDC_LxBFCR_BF2_Msk

Blending Factor 2

◆ LTDC_LxBFCR_BF2_Msk

#define LTDC_LxBFCR_BF2_Msk   (0x7UL << LTDC_LxBFCR_BF2_Pos)

0x00000007

◆ LTDC_LxCACR_CONSTA

#define LTDC_LxCACR_CONSTA   LTDC_LxCACR_CONSTA_Msk

Constant Alpha

◆ LTDC_LxCACR_CONSTA_Msk

#define LTDC_LxCACR_CONSTA_Msk   (0xFFUL << LTDC_LxCACR_CONSTA_Pos)

0x000000FF

◆ LTDC_LxCFBAR_CFBADD

#define LTDC_LxCFBAR_CFBADD   LTDC_LxCFBAR_CFBADD_Msk

Color Frame Buffer Start Address

◆ LTDC_LxCFBAR_CFBADD_Msk

#define LTDC_LxCFBAR_CFBADD_Msk   (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos)

0xFFFFFFFF

◆ LTDC_LxCFBLNR_CFBLNBR

#define LTDC_LxCFBLNR_CFBLNBR   LTDC_LxCFBLNR_CFBLNBR_Msk

Frame Buffer Line Number

◆ LTDC_LxCFBLNR_CFBLNBR_Msk

#define LTDC_LxCFBLNR_CFBLNBR_Msk   (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos)

0x000007FF

◆ LTDC_LxCFBLR_CFBLL

#define LTDC_LxCFBLR_CFBLL   LTDC_LxCFBLR_CFBLL_Msk

Color Frame Buffer Line Length

◆ LTDC_LxCFBLR_CFBLL_Msk

#define LTDC_LxCFBLR_CFBLL_Msk   (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos)

0x00001FFF

◆ LTDC_LxCFBLR_CFBP

#define LTDC_LxCFBLR_CFBP   LTDC_LxCFBLR_CFBP_Msk

Color Frame Buffer Pitch in bytes

◆ LTDC_LxCFBLR_CFBP_Msk

#define LTDC_LxCFBLR_CFBP_Msk   (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos)

0x1FFF0000

◆ LTDC_LxCKCR_CKBLUE

#define LTDC_LxCKCR_CKBLUE   LTDC_LxCKCR_CKBLUE_Msk

Color Key Blue value

◆ LTDC_LxCKCR_CKBLUE_Msk

#define LTDC_LxCKCR_CKBLUE_Msk   (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos)

0x000000FF

◆ LTDC_LxCKCR_CKGREEN

#define LTDC_LxCKCR_CKGREEN   LTDC_LxCKCR_CKGREEN_Msk

Color Key Green value

◆ LTDC_LxCKCR_CKGREEN_Msk

#define LTDC_LxCKCR_CKGREEN_Msk   (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos)

0x0000FF00

◆ LTDC_LxCKCR_CKRED

#define LTDC_LxCKCR_CKRED   LTDC_LxCKCR_CKRED_Msk

Color Key Red value

◆ LTDC_LxCKCR_CKRED_Msk

#define LTDC_LxCKCR_CKRED_Msk   (0xFFUL << LTDC_LxCKCR_CKRED_Pos)

0x00FF0000

◆ LTDC_LxCLUTWR_BLUE

#define LTDC_LxCLUTWR_BLUE   LTDC_LxCLUTWR_BLUE_Msk

Blue value

◆ LTDC_LxCLUTWR_BLUE_Msk

#define LTDC_LxCLUTWR_BLUE_Msk   (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos)

0x000000FF

◆ LTDC_LxCLUTWR_CLUTADD

#define LTDC_LxCLUTWR_CLUTADD   LTDC_LxCLUTWR_CLUTADD_Msk

CLUT address

◆ LTDC_LxCLUTWR_CLUTADD_Msk

#define LTDC_LxCLUTWR_CLUTADD_Msk   (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos)

0xFF000000

◆ LTDC_LxCLUTWR_GREEN

#define LTDC_LxCLUTWR_GREEN   LTDC_LxCLUTWR_GREEN_Msk

Green value

◆ LTDC_LxCLUTWR_GREEN_Msk

#define LTDC_LxCLUTWR_GREEN_Msk   (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos)

0x0000FF00

◆ LTDC_LxCLUTWR_RED

#define LTDC_LxCLUTWR_RED   LTDC_LxCLUTWR_RED_Msk

Red value

◆ LTDC_LxCLUTWR_RED_Msk

#define LTDC_LxCLUTWR_RED_Msk   (0xFFUL << LTDC_LxCLUTWR_RED_Pos)

0x00FF0000

◆ LTDC_LxCR_CLUTEN

#define LTDC_LxCR_CLUTEN   LTDC_LxCR_CLUTEN_Msk

Color Lockup Table Enable

◆ LTDC_LxCR_CLUTEN_Msk

#define LTDC_LxCR_CLUTEN_Msk   (0x1UL << LTDC_LxCR_CLUTEN_Pos)

0x00000010

◆ LTDC_LxCR_COLKEN

#define LTDC_LxCR_COLKEN   LTDC_LxCR_COLKEN_Msk

Color Keying Enable

◆ LTDC_LxCR_COLKEN_Msk

#define LTDC_LxCR_COLKEN_Msk   (0x1UL << LTDC_LxCR_COLKEN_Pos)

0x00000002

◆ LTDC_LxCR_LEN

#define LTDC_LxCR_LEN   LTDC_LxCR_LEN_Msk

Layer Enable

◆ LTDC_LxCR_LEN_Msk

#define LTDC_LxCR_LEN_Msk   (0x1UL << LTDC_LxCR_LEN_Pos)

0x00000001

◆ LTDC_LxDCCR_DCALPHA

#define LTDC_LxDCCR_DCALPHA   LTDC_LxDCCR_DCALPHA_Msk

Default Color Alpha

◆ LTDC_LxDCCR_DCALPHA_Msk

#define LTDC_LxDCCR_DCALPHA_Msk   (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos)

0xFF000000

◆ LTDC_LxDCCR_DCBLUE

#define LTDC_LxDCCR_DCBLUE   LTDC_LxDCCR_DCBLUE_Msk

Default Color Blue

◆ LTDC_LxDCCR_DCBLUE_Msk

#define LTDC_LxDCCR_DCBLUE_Msk   (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos)

0x000000FF

◆ LTDC_LxDCCR_DCGREEN

#define LTDC_LxDCCR_DCGREEN   LTDC_LxDCCR_DCGREEN_Msk

Default Color Green

◆ LTDC_LxDCCR_DCGREEN_Msk

#define LTDC_LxDCCR_DCGREEN_Msk   (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos)

0x0000FF00

◆ LTDC_LxDCCR_DCRED

#define LTDC_LxDCCR_DCRED   LTDC_LxDCCR_DCRED_Msk

Default Color Red

◆ LTDC_LxDCCR_DCRED_Msk

#define LTDC_LxDCCR_DCRED_Msk   (0xFFUL << LTDC_LxDCCR_DCRED_Pos)

0x00FF0000

◆ LTDC_LxPFCR_PF

#define LTDC_LxPFCR_PF   LTDC_LxPFCR_PF_Msk

Pixel Format

◆ LTDC_LxPFCR_PF_Msk

#define LTDC_LxPFCR_PF_Msk   (0x7UL << LTDC_LxPFCR_PF_Pos)

0x00000007

◆ LTDC_LxWHPCR_WHSPPOS

#define LTDC_LxWHPCR_WHSPPOS   LTDC_LxWHPCR_WHSPPOS_Msk

Window Horizontal Stop Position

◆ LTDC_LxWHPCR_WHSPPOS_Msk

#define LTDC_LxWHPCR_WHSPPOS_Msk   (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos)

0xFFFF0000

◆ LTDC_LxWHPCR_WHSTPOS

#define LTDC_LxWHPCR_WHSTPOS   LTDC_LxWHPCR_WHSTPOS_Msk

Window Horizontal Start Position

◆ LTDC_LxWHPCR_WHSTPOS_Msk

#define LTDC_LxWHPCR_WHSTPOS_Msk   (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos)

0x00000FFF

◆ LTDC_LxWVPCR_WVSPPOS

#define LTDC_LxWVPCR_WVSPPOS   LTDC_LxWVPCR_WVSPPOS_Msk

Window Vertical Stop Position

◆ LTDC_LxWVPCR_WVSPPOS_Msk

#define LTDC_LxWVPCR_WVSPPOS_Msk   (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos)

0xFFFF0000

◆ LTDC_LxWVPCR_WVSTPOS

#define LTDC_LxWVPCR_WVSTPOS   LTDC_LxWVPCR_WVSTPOS_Msk

Window Vertical Start Position

◆ LTDC_LxWVPCR_WVSTPOS_Msk

#define LTDC_LxWVPCR_WVSTPOS_Msk   (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos)

0x00000FFF

◆ LTDC_SRCR_IMR

#define LTDC_SRCR_IMR   LTDC_SRCR_IMR_Msk

Immediate Reload

◆ LTDC_SRCR_IMR_Msk

#define LTDC_SRCR_IMR_Msk   (0x1UL << LTDC_SRCR_IMR_Pos)

0x00000001

◆ LTDC_SRCR_VBR

#define LTDC_SRCR_VBR   LTDC_SRCR_VBR_Msk

Vertical Blanking Reload

◆ LTDC_SRCR_VBR_Msk

#define LTDC_SRCR_VBR_Msk   (0x1UL << LTDC_SRCR_VBR_Pos)

0x00000002

◆ LTDC_SSCR_HSW

#define LTDC_SSCR_HSW   LTDC_SSCR_HSW_Msk

Horizontal Synchronization Width

◆ LTDC_SSCR_HSW_Msk

#define LTDC_SSCR_HSW_Msk   (0xFFFUL << LTDC_SSCR_HSW_Pos)

0x0FFF0000

◆ LTDC_SSCR_VSH

#define LTDC_SSCR_VSH   LTDC_SSCR_VSH_Msk

Vertical Synchronization Height

◆ LTDC_SSCR_VSH_Msk

#define LTDC_SSCR_VSH_Msk   (0x7FFUL << LTDC_SSCR_VSH_Pos)

0x000007FF

◆ LTDC_TWCR_TOTALH

#define LTDC_TWCR_TOTALH   LTDC_TWCR_TOTALH_Msk

Total Heigh

◆ LTDC_TWCR_TOTALH_Msk

#define LTDC_TWCR_TOTALH_Msk   (0x7FFUL << LTDC_TWCR_TOTALH_Pos)

0x000007FF

◆ LTDC_TWCR_TOTALW

#define LTDC_TWCR_TOTALW   LTDC_TWCR_TOTALW_Msk

Total Width

◆ LTDC_TWCR_TOTALW_Msk

#define LTDC_TWCR_TOTALW_Msk   (0xFFFUL << LTDC_TWCR_TOTALW_Pos)

0x0FFF0000

◆ MDIOS_CLRFR_CPERF

#define MDIOS_CLRFR_CPERF   MDIOS_CLRFR_CPERF_Msk

Clear the preamble error flag

◆ MDIOS_CLRFR_CPERF_Msk

#define MDIOS_CLRFR_CPERF_Msk   (0x1UL << MDIOS_CLRFR_CPERF_Pos)

0x00000001

◆ MDIOS_CLRFR_CSERF

#define MDIOS_CLRFR_CSERF   MDIOS_CLRFR_CSERF_Msk

Clear the start error flag

◆ MDIOS_CLRFR_CSERF_Msk

#define MDIOS_CLRFR_CSERF_Msk   (0x1UL << MDIOS_CLRFR_CSERF_Pos)

0x00000002

◆ MDIOS_CLRFR_CTERF

#define MDIOS_CLRFR_CTERF   MDIOS_CLRFR_CTERF_Msk

Clear the turnaround error flag

◆ MDIOS_CLRFR_CTERF_Msk

#define MDIOS_CLRFR_CTERF_Msk   (0x1UL << MDIOS_CLRFR_CTERF_Pos)

0x00000004

◆ MDIOS_CR_DPC

#define MDIOS_CR_DPC   MDIOS_CR_DPC_Msk

Disable Preamble Check

◆ MDIOS_CR_DPC_Msk

#define MDIOS_CR_DPC_Msk   (0x1UL << MDIOS_CR_DPC_Pos)

0x00000080

◆ MDIOS_CR_EIE

#define MDIOS_CR_EIE   MDIOS_CR_EIE_Msk

Error interrupt enable

◆ MDIOS_CR_EIE_Msk

#define MDIOS_CR_EIE_Msk   (0x1UL << MDIOS_CR_EIE_Pos)

0x00000008

◆ MDIOS_CR_EN

#define MDIOS_CR_EN   MDIOS_CR_EN_Msk

Peripheral enable

◆ MDIOS_CR_EN_Msk

#define MDIOS_CR_EN_Msk   (0x1UL << MDIOS_CR_EN_Pos)

0x00000001

◆ MDIOS_CR_PORT_ADDRESS

#define MDIOS_CR_PORT_ADDRESS   MDIOS_CR_PORT_ADDRESS_Msk

PORT_ADDRESS[4:0] bits

◆ MDIOS_CR_PORT_ADDRESS_0

#define MDIOS_CR_PORT_ADDRESS_0   (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos)

0x00000100

◆ MDIOS_CR_PORT_ADDRESS_1

#define MDIOS_CR_PORT_ADDRESS_1   (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos)

0x00000200

◆ MDIOS_CR_PORT_ADDRESS_2

#define MDIOS_CR_PORT_ADDRESS_2   (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos)

0x00000400

◆ MDIOS_CR_PORT_ADDRESS_3

#define MDIOS_CR_PORT_ADDRESS_3   (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos)

0x00000800

◆ MDIOS_CR_PORT_ADDRESS_4

#define MDIOS_CR_PORT_ADDRESS_4   (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos)

0x00001000

◆ MDIOS_CR_PORT_ADDRESS_Msk

#define MDIOS_CR_PORT_ADDRESS_Msk   (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos)

0x00001F00

◆ MDIOS_CR_RDIE

#define MDIOS_CR_RDIE   MDIOS_CR_RDIE_Msk

Register Read Interrupt Enable

◆ MDIOS_CR_RDIE_Msk

#define MDIOS_CR_RDIE_Msk   (0x1UL << MDIOS_CR_RDIE_Pos)

0x00000004

◆ MDIOS_CR_WRIE

#define MDIOS_CR_WRIE   MDIOS_CR_WRIE_Msk

Register write interrupt enable

◆ MDIOS_CR_WRIE_Msk

#define MDIOS_CR_WRIE_Msk   (0x1UL << MDIOS_CR_WRIE_Pos)

0x00000002

◆ MDIOS_CRDFR_CRDF

#define MDIOS_CRDFR_CRDF   MDIOS_CRDFR_CRDF_Msk

CRDF[31:0] bits (Clear the read flag for MDIO registers 0 to 31)

◆ MDIOS_CRDFR_CRDF_Msk

#define MDIOS_CRDFR_CRDF_Msk   (0xFFFFFFFFUL << MDIOS_CRDFR_CRDF_Pos)

0xFFFFFFFF

◆ MDIOS_CWRFR_CWRF

#define MDIOS_CWRFR_CWRF   MDIOS_CWRFR_CWRF_Msk

CWRF[31:0] bits (Clear the write flag for MDIO register 0 to 31)

◆ MDIOS_CWRFR_CWRF_Msk

#define MDIOS_CWRFR_CWRF_Msk   (0xFFFFFFFFUL << MDIOS_CWRFR_CWRF_Pos)

0xFFFFFFFF

◆ MDIOS_RDFR_RDF

#define MDIOS_RDFR_RDF   MDIOS_RDFR_RDF_Msk

RDF[31:0] bits (Read flags for MDIO registers 0 to 31)

◆ MDIOS_RDFR_RDF_Msk

#define MDIOS_RDFR_RDF_Msk   (0xFFFFFFFFUL << MDIOS_RDFR_RDF_Pos)

0xFFFFFFFF

◆ MDIOS_SR_PERF

#define MDIOS_SR_PERF   MDIOS_SR_PERF_Msk

Preamble error flag

◆ MDIOS_SR_PERF_Msk

#define MDIOS_SR_PERF_Msk   (0x1UL << MDIOS_SR_PERF_Pos)

0x00000001

◆ MDIOS_SR_SERF

#define MDIOS_SR_SERF   MDIOS_SR_SERF_Msk

Start error flag

◆ MDIOS_SR_SERF_Msk

#define MDIOS_SR_SERF_Msk   (0x1UL << MDIOS_SR_SERF_Pos)

0x00000002

◆ MDIOS_SR_TERF

#define MDIOS_SR_TERF   MDIOS_SR_TERF_Msk

Turnaround error flag

◆ MDIOS_SR_TERF_Msk

#define MDIOS_SR_TERF_Msk   (0x1UL << MDIOS_SR_TERF_Pos)

0x00000004

◆ MDIOS_WRFR_WRF

#define MDIOS_WRFR_WRF   MDIOS_WRFR_WRF_Msk

WRF[31:0] bits (Write flags for MDIO register 0 to 31)

◆ MDIOS_WRFR_WRF_Msk

#define MDIOS_WRFR_WRF_Msk   (0xFFFFFFFFUL << MDIOS_WRFR_WRF_Pos)

0xFFFFFFFF

◆ PWR_CR1_ADCDC1

#define PWR_CR1_ADCDC1   PWR_CR1_ADCDC1_Msk

Refer to AN4073 on how to use this bit

◆ PWR_CR1_ADCDC1_Msk

#define PWR_CR1_ADCDC1_Msk   (0x1UL << PWR_CR1_ADCDC1_Pos)

0x00002000

◆ PWR_CR1_CSBF

#define PWR_CR1_CSBF   PWR_CR1_CSBF_Msk

Clear Standby Flag

◆ PWR_CR1_CSBF_Msk

#define PWR_CR1_CSBF_Msk   (0x1UL << PWR_CR1_CSBF_Pos)

0x00000008

◆ PWR_CR1_DBP

#define PWR_CR1_DBP   PWR_CR1_DBP_Msk

Disable Backup Domain write protection

◆ PWR_CR1_DBP_Msk

#define PWR_CR1_DBP_Msk   (0x1UL << PWR_CR1_DBP_Pos)

0x00000100

◆ PWR_CR1_FPDS

#define PWR_CR1_FPDS   PWR_CR1_FPDS_Msk

Flash power down in Stop mode

◆ PWR_CR1_FPDS_Msk

#define PWR_CR1_FPDS_Msk   (0x1UL << PWR_CR1_FPDS_Pos)

0x00000200

◆ PWR_CR1_LPDS

#define PWR_CR1_LPDS   PWR_CR1_LPDS_Msk

Low-Power Deepsleep

◆ PWR_CR1_LPDS_Msk

#define PWR_CR1_LPDS_Msk   (0x1UL << PWR_CR1_LPDS_Pos)

0x00000001

◆ PWR_CR1_LPUDS

#define PWR_CR1_LPUDS   PWR_CR1_LPUDS_Msk

Low-power regulator in deepsleep under-drive mode

◆ PWR_CR1_LPUDS_Msk

#define PWR_CR1_LPUDS_Msk   (0x1UL << PWR_CR1_LPUDS_Pos)

0x00000400

◆ PWR_CR1_MRUDS

#define PWR_CR1_MRUDS   PWR_CR1_MRUDS_Msk

Main regulator in deepsleep under-drive mode

◆ PWR_CR1_MRUDS_Msk

#define PWR_CR1_MRUDS_Msk   (0x1UL << PWR_CR1_MRUDS_Pos)

0x00000800

◆ PWR_CR1_ODEN

#define PWR_CR1_ODEN   PWR_CR1_ODEN_Msk

Over Drive enable

◆ PWR_CR1_ODEN_Msk

#define PWR_CR1_ODEN_Msk   (0x1UL << PWR_CR1_ODEN_Pos)

0x00010000

◆ PWR_CR1_ODSWEN

#define PWR_CR1_ODSWEN   PWR_CR1_ODSWEN_Msk

Over Drive switch enabled

◆ PWR_CR1_ODSWEN_Msk

#define PWR_CR1_ODSWEN_Msk   (0x1UL << PWR_CR1_ODSWEN_Pos)

0x00020000

◆ PWR_CR1_PDDS

#define PWR_CR1_PDDS   PWR_CR1_PDDS_Msk

Power Down Deepsleep

◆ PWR_CR1_PDDS_Msk

#define PWR_CR1_PDDS_Msk   (0x1UL << PWR_CR1_PDDS_Pos)

0x00000002

◆ PWR_CR1_PLS

#define PWR_CR1_PLS   PWR_CR1_PLS_Msk

PLS[2:0] bits (PVD Level Selection)

◆ PWR_CR1_PLS_0

#define PWR_CR1_PLS_0   (0x1UL << PWR_CR1_PLS_Pos)

0x00000020

◆ PWR_CR1_PLS_1

#define PWR_CR1_PLS_1   (0x2UL << PWR_CR1_PLS_Pos)

0x00000040

◆ PWR_CR1_PLS_2

#define PWR_CR1_PLS_2   (0x4UL << PWR_CR1_PLS_Pos)

0x00000080 PVD level configuration

◆ PWR_CR1_PLS_LEV0

#define PWR_CR1_PLS_LEV0   0x00000000U

PVD level 0

◆ PWR_CR1_PLS_LEV1

#define PWR_CR1_PLS_LEV1   PWR_CR1_PLS_LEV1_Msk

PVD level 1

◆ PWR_CR1_PLS_LEV1_Msk

#define PWR_CR1_PLS_LEV1_Msk   (0x1UL << PWR_CR1_PLS_LEV1_Pos)

0x00000020

◆ PWR_CR1_PLS_LEV2

#define PWR_CR1_PLS_LEV2   PWR_CR1_PLS_LEV2_Msk

PVD level 2

◆ PWR_CR1_PLS_LEV2_Msk

#define PWR_CR1_PLS_LEV2_Msk   (0x1UL << PWR_CR1_PLS_LEV2_Pos)

0x00000040

◆ PWR_CR1_PLS_LEV3

#define PWR_CR1_PLS_LEV3   PWR_CR1_PLS_LEV3_Msk

PVD level 3

◆ PWR_CR1_PLS_LEV3_Msk

#define PWR_CR1_PLS_LEV3_Msk   (0x3UL << PWR_CR1_PLS_LEV3_Pos)

0x00000060

◆ PWR_CR1_PLS_LEV4

#define PWR_CR1_PLS_LEV4   PWR_CR1_PLS_LEV4_Msk

PVD level 4

◆ PWR_CR1_PLS_LEV4_Msk

#define PWR_CR1_PLS_LEV4_Msk   (0x1UL << PWR_CR1_PLS_LEV4_Pos)

0x00000080

◆ PWR_CR1_PLS_LEV5

#define PWR_CR1_PLS_LEV5   PWR_CR1_PLS_LEV5_Msk

PVD level 5

◆ PWR_CR1_PLS_LEV5_Msk

#define PWR_CR1_PLS_LEV5_Msk   (0x5UL << PWR_CR1_PLS_LEV5_Pos)

0x000000A0

◆ PWR_CR1_PLS_LEV6

#define PWR_CR1_PLS_LEV6   PWR_CR1_PLS_LEV6_Msk

PVD level 6

◆ PWR_CR1_PLS_LEV6_Msk

#define PWR_CR1_PLS_LEV6_Msk   (0x3UL << PWR_CR1_PLS_LEV6_Pos)

0x000000C0

◆ PWR_CR1_PLS_LEV7

#define PWR_CR1_PLS_LEV7   PWR_CR1_PLS_LEV7_Msk

PVD level 7

◆ PWR_CR1_PLS_LEV7_Msk

#define PWR_CR1_PLS_LEV7_Msk   (0x7UL << PWR_CR1_PLS_LEV7_Pos)

0x000000E0

◆ PWR_CR1_PLS_Msk

#define PWR_CR1_PLS_Msk   (0x7UL << PWR_CR1_PLS_Pos)

0x000000E0

◆ PWR_CR1_PVDE

#define PWR_CR1_PVDE   PWR_CR1_PVDE_Msk

Power Voltage Detector Enable

◆ PWR_CR1_PVDE_Msk

#define PWR_CR1_PVDE_Msk   (0x1UL << PWR_CR1_PVDE_Pos)

0x00000010

◆ PWR_CR1_UDEN

#define PWR_CR1_UDEN   PWR_CR1_UDEN_Msk

Under Drive enable in stop mode

◆ PWR_CR1_UDEN_0

#define PWR_CR1_UDEN_0   (0x1UL << PWR_CR1_UDEN_Pos)

0x00040000

◆ PWR_CR1_UDEN_1

#define PWR_CR1_UDEN_1   (0x2UL << PWR_CR1_UDEN_Pos)

0x00080000

◆ PWR_CR1_UDEN_Msk

#define PWR_CR1_UDEN_Msk   (0x3UL << PWR_CR1_UDEN_Pos)

0x000C0000

◆ PWR_CR1_VOS

#define PWR_CR1_VOS   PWR_CR1_VOS_Msk

VOS[1:0] bits (Regulator voltage scaling output selection)

◆ PWR_CR1_VOS_0

#define PWR_CR1_VOS_0   (0x1UL << PWR_CR1_VOS_Pos)

0x00004000

◆ PWR_CR1_VOS_1

#define PWR_CR1_VOS_1   (0x2UL << PWR_CR1_VOS_Pos)

0x00008000

◆ PWR_CR1_VOS_Msk

#define PWR_CR1_VOS_Msk   (0x3UL << PWR_CR1_VOS_Pos)

0x0000C000

◆ PWR_CR2_CWUPF1

#define PWR_CR2_CWUPF1   PWR_CR2_CWUPF1_Msk

Clear Wakeup Pin Flag for PA0

◆ PWR_CR2_CWUPF1_Msk

#define PWR_CR2_CWUPF1_Msk   (0x1UL << PWR_CR2_CWUPF1_Pos)

0x00000001

◆ PWR_CR2_CWUPF2

#define PWR_CR2_CWUPF2   PWR_CR2_CWUPF2_Msk

Clear Wakeup Pin Flag for PA2

◆ PWR_CR2_CWUPF2_Msk

#define PWR_CR2_CWUPF2_Msk   (0x1UL << PWR_CR2_CWUPF2_Pos)

0x00000002

◆ PWR_CR2_CWUPF3

#define PWR_CR2_CWUPF3   PWR_CR2_CWUPF3_Msk

Clear Wakeup Pin Flag for PC1

◆ PWR_CR2_CWUPF3_Msk

#define PWR_CR2_CWUPF3_Msk   (0x1UL << PWR_CR2_CWUPF3_Pos)

0x00000004

◆ PWR_CR2_CWUPF4

#define PWR_CR2_CWUPF4   PWR_CR2_CWUPF4_Msk

Clear Wakeup Pin Flag for PC13

◆ PWR_CR2_CWUPF4_Msk

#define PWR_CR2_CWUPF4_Msk   (0x1UL << PWR_CR2_CWUPF4_Pos)

0x00000008

◆ PWR_CR2_CWUPF5

#define PWR_CR2_CWUPF5   PWR_CR2_CWUPF5_Msk

Clear Wakeup Pin Flag for PI8

◆ PWR_CR2_CWUPF5_Msk

#define PWR_CR2_CWUPF5_Msk   (0x1UL << PWR_CR2_CWUPF5_Pos)

0x00000010

◆ PWR_CR2_CWUPF6

#define PWR_CR2_CWUPF6   PWR_CR2_CWUPF6_Msk

Clear Wakeup Pin Flag for PI11

◆ PWR_CR2_CWUPF6_Msk

#define PWR_CR2_CWUPF6_Msk   (0x1UL << PWR_CR2_CWUPF6_Pos)

0x00000020

◆ PWR_CR2_WUPP1

#define PWR_CR2_WUPP1   PWR_CR2_WUPP1_Msk

Wakeup Pin Polarity bit for PA0

◆ PWR_CR2_WUPP1_Msk

#define PWR_CR2_WUPP1_Msk   (0x1UL << PWR_CR2_WUPP1_Pos)

0x00000100

◆ PWR_CR2_WUPP2

#define PWR_CR2_WUPP2   PWR_CR2_WUPP2_Msk

Wakeup Pin Polarity bit for PA2

◆ PWR_CR2_WUPP2_Msk

#define PWR_CR2_WUPP2_Msk   (0x1UL << PWR_CR2_WUPP2_Pos)

0x00000200

◆ PWR_CR2_WUPP3

#define PWR_CR2_WUPP3   PWR_CR2_WUPP3_Msk

Wakeup Pin Polarity bit for PC1

◆ PWR_CR2_WUPP3_Msk

#define PWR_CR2_WUPP3_Msk   (0x1UL << PWR_CR2_WUPP3_Pos)

0x00000400

◆ PWR_CR2_WUPP4

#define PWR_CR2_WUPP4   PWR_CR2_WUPP4_Msk

Wakeup Pin Polarity bit for PC13

◆ PWR_CR2_WUPP4_Msk

#define PWR_CR2_WUPP4_Msk   (0x1UL << PWR_CR2_WUPP4_Pos)

0x00000800

◆ PWR_CR2_WUPP5

#define PWR_CR2_WUPP5   PWR_CR2_WUPP5_Msk

Wakeup Pin Polarity bit for PI8

◆ PWR_CR2_WUPP5_Msk

#define PWR_CR2_WUPP5_Msk   (0x1UL << PWR_CR2_WUPP5_Pos)

0x00001000

◆ PWR_CR2_WUPP6

#define PWR_CR2_WUPP6   PWR_CR2_WUPP6_Msk

Wakeup Pin Polarity bit for PI11

◆ PWR_CR2_WUPP6_Msk

#define PWR_CR2_WUPP6_Msk   (0x1UL << PWR_CR2_WUPP6_Pos)

0x00002000

◆ PWR_CSR1_BRE

#define PWR_CSR1_BRE   PWR_CSR1_BRE_Msk

Backup regulator enable

◆ PWR_CSR1_BRE_Msk

#define PWR_CSR1_BRE_Msk   (0x1UL << PWR_CSR1_BRE_Pos)

0x00000200

◆ PWR_CSR1_BRR

#define PWR_CSR1_BRR   PWR_CSR1_BRR_Msk

Backup regulator ready

◆ PWR_CSR1_BRR_Msk

#define PWR_CSR1_BRR_Msk   (0x1UL << PWR_CSR1_BRR_Pos)

0x00000008

◆ PWR_CSR1_EIWUP

#define PWR_CSR1_EIWUP   PWR_CSR1_EIWUP_Msk

Enable internal wakeup

◆ PWR_CSR1_EIWUP_Msk

#define PWR_CSR1_EIWUP_Msk   (0x1UL << PWR_CSR1_EIWUP_Pos)

0x00000100

◆ PWR_CSR1_ODRDY

#define PWR_CSR1_ODRDY   PWR_CSR1_ODRDY_Msk

Over Drive generator ready

◆ PWR_CSR1_ODRDY_Msk

#define PWR_CSR1_ODRDY_Msk   (0x1UL << PWR_CSR1_ODRDY_Pos)

0x00010000

◆ PWR_CSR1_ODSWRDY

#define PWR_CSR1_ODSWRDY   PWR_CSR1_ODSWRDY_Msk

Over Drive Switch ready

◆ PWR_CSR1_ODSWRDY_Msk

#define PWR_CSR1_ODSWRDY_Msk   (0x1UL << PWR_CSR1_ODSWRDY_Pos)

0x00020000

◆ PWR_CSR1_PVDO

#define PWR_CSR1_PVDO   PWR_CSR1_PVDO_Msk

PVD Output

◆ PWR_CSR1_PVDO_Msk

#define PWR_CSR1_PVDO_Msk   (0x1UL << PWR_CSR1_PVDO_Pos)

0x00000004

◆ PWR_CSR1_SBF

#define PWR_CSR1_SBF   PWR_CSR1_SBF_Msk

Standby Flag

◆ PWR_CSR1_SBF_Msk

#define PWR_CSR1_SBF_Msk   (0x1UL << PWR_CSR1_SBF_Pos)

0x00000002

◆ PWR_CSR1_UDRDY

#define PWR_CSR1_UDRDY   PWR_CSR1_UDRDY_Msk

Under Drive ready

◆ PWR_CSR1_UDRDY_Msk

#define PWR_CSR1_UDRDY_Msk   (0x3UL << PWR_CSR1_UDRDY_Pos)

0x000C0000

◆ PWR_CSR1_VOSRDY

#define PWR_CSR1_VOSRDY   PWR_CSR1_VOSRDY_Msk

Regulator voltage scaling output selection ready

◆ PWR_CSR1_VOSRDY_Msk

#define PWR_CSR1_VOSRDY_Msk   (0x1UL << PWR_CSR1_VOSRDY_Pos)

0x00004000

◆ PWR_CSR1_WUIF

#define PWR_CSR1_WUIF   PWR_CSR1_WUIF_Msk

Wake up internal Flag

◆ PWR_CSR1_WUIF_Msk

#define PWR_CSR1_WUIF_Msk   (0x1UL << PWR_CSR1_WUIF_Pos)

0x00000001

◆ PWR_CSR2_EWUP1

#define PWR_CSR2_EWUP1   PWR_CSR2_EWUP1_Msk

Enable Wakeup Pin PA0

◆ PWR_CSR2_EWUP1_Msk

#define PWR_CSR2_EWUP1_Msk   (0x1UL << PWR_CSR2_EWUP1_Pos)

0x00000100

◆ PWR_CSR2_EWUP2

#define PWR_CSR2_EWUP2   PWR_CSR2_EWUP2_Msk

Enable Wakeup Pin PA2

◆ PWR_CSR2_EWUP2_Msk

#define PWR_CSR2_EWUP2_Msk   (0x1UL << PWR_CSR2_EWUP2_Pos)

0x00000200

◆ PWR_CSR2_EWUP3

#define PWR_CSR2_EWUP3   PWR_CSR2_EWUP3_Msk

Enable Wakeup Pin PC1

◆ PWR_CSR2_EWUP3_Msk

#define PWR_CSR2_EWUP3_Msk   (0x1UL << PWR_CSR2_EWUP3_Pos)

0x00000400

◆ PWR_CSR2_EWUP4

#define PWR_CSR2_EWUP4   PWR_CSR2_EWUP4_Msk

Enable Wakeup Pin PC13

◆ PWR_CSR2_EWUP4_Msk

#define PWR_CSR2_EWUP4_Msk   (0x1UL << PWR_CSR2_EWUP4_Pos)

0x00000800

◆ PWR_CSR2_EWUP5

#define PWR_CSR2_EWUP5   PWR_CSR2_EWUP5_Msk

Enable Wakeup Pin PI8

◆ PWR_CSR2_EWUP5_Msk

#define PWR_CSR2_EWUP5_Msk   (0x1UL << PWR_CSR2_EWUP5_Pos)

0x00001000

◆ PWR_CSR2_EWUP6

#define PWR_CSR2_EWUP6   PWR_CSR2_EWUP6_Msk

Enable Wakeup Pin PI11

◆ PWR_CSR2_EWUP6_Msk

#define PWR_CSR2_EWUP6_Msk   (0x1UL << PWR_CSR2_EWUP6_Pos)

0x00002000

◆ PWR_CSR2_WUPF1

#define PWR_CSR2_WUPF1   PWR_CSR2_WUPF1_Msk

Wakeup Pin Flag for PA0

◆ PWR_CSR2_WUPF1_Msk

#define PWR_CSR2_WUPF1_Msk   (0x1UL << PWR_CSR2_WUPF1_Pos)

0x00000001

◆ PWR_CSR2_WUPF2

#define PWR_CSR2_WUPF2   PWR_CSR2_WUPF2_Msk

Wakeup Pin Flag for PA2

◆ PWR_CSR2_WUPF2_Msk

#define PWR_CSR2_WUPF2_Msk   (0x1UL << PWR_CSR2_WUPF2_Pos)

0x00000002

◆ PWR_CSR2_WUPF3

#define PWR_CSR2_WUPF3   PWR_CSR2_WUPF3_Msk

Wakeup Pin Flag for PC1

◆ PWR_CSR2_WUPF3_Msk

#define PWR_CSR2_WUPF3_Msk   (0x1UL << PWR_CSR2_WUPF3_Pos)

0x00000004

◆ PWR_CSR2_WUPF4

#define PWR_CSR2_WUPF4   PWR_CSR2_WUPF4_Msk

Wakeup Pin Flag for PC13

◆ PWR_CSR2_WUPF4_Msk

#define PWR_CSR2_WUPF4_Msk   (0x1UL << PWR_CSR2_WUPF4_Pos)

0x00000008

◆ PWR_CSR2_WUPF5

#define PWR_CSR2_WUPF5   PWR_CSR2_WUPF5_Msk

Wakeup Pin Flag for PI8

◆ PWR_CSR2_WUPF5_Msk

#define PWR_CSR2_WUPF5_Msk   (0x1UL << PWR_CSR2_WUPF5_Pos)

0x00000010

◆ PWR_CSR2_WUPF6

#define PWR_CSR2_WUPF6   PWR_CSR2_WUPF6_Msk

Wakeup Pin Flag for PI11

◆ PWR_CSR2_WUPF6_Msk

#define PWR_CSR2_WUPF6_Msk   (0x1UL << PWR_CSR2_WUPF6_Pos)

0x00000020

◆ QUADSPI_ABR_ALTERNATE

#define QUADSPI_ABR_ALTERNATE   QUADSPI_ABR_ALTERNATE_Msk

ALTERNATE[31:0]: Alternate Bytes

◆ QUADSPI_ABR_ALTERNATE_Msk

#define QUADSPI_ABR_ALTERNATE_Msk   (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)

0xFFFFFFFF

◆ QUADSPI_AR_ADDRESS

#define QUADSPI_AR_ADDRESS   QUADSPI_AR_ADDRESS_Msk

ADDRESS[31:0]: Address

◆ QUADSPI_AR_ADDRESS_Msk

#define QUADSPI_AR_ADDRESS_Msk   (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)

0xFFFFFFFF

◆ QUADSPI_CCR_ABMODE

#define QUADSPI_CCR_ABMODE   QUADSPI_CCR_ABMODE_Msk

ABMODE[1:0]: Alternate Bytes Mode

◆ QUADSPI_CCR_ABMODE_0

#define QUADSPI_CCR_ABMODE_0   (0x1UL << QUADSPI_CCR_ABMODE_Pos)

0x00004000

◆ QUADSPI_CCR_ABMODE_1

#define QUADSPI_CCR_ABMODE_1   (0x2UL << QUADSPI_CCR_ABMODE_Pos)

0x00008000

◆ QUADSPI_CCR_ABMODE_Msk

#define QUADSPI_CCR_ABMODE_Msk   (0x3UL << QUADSPI_CCR_ABMODE_Pos)

0x0000C000

◆ QUADSPI_CCR_ABSIZE

#define QUADSPI_CCR_ABSIZE   QUADSPI_CCR_ABSIZE_Msk

ABSIZE[1:0]: Instruction Mode

◆ QUADSPI_CCR_ABSIZE_0

#define QUADSPI_CCR_ABSIZE_0   (0x1UL << QUADSPI_CCR_ABSIZE_Pos)

0x00010000

◆ QUADSPI_CCR_ABSIZE_1

#define QUADSPI_CCR_ABSIZE_1   (0x2UL << QUADSPI_CCR_ABSIZE_Pos)

0x00020000

◆ QUADSPI_CCR_ABSIZE_Msk

#define QUADSPI_CCR_ABSIZE_Msk   (0x3UL << QUADSPI_CCR_ABSIZE_Pos)

0x00030000

◆ QUADSPI_CCR_ADMODE

#define QUADSPI_CCR_ADMODE   QUADSPI_CCR_ADMODE_Msk

ADMODE[1:0]: Address Mode

◆ QUADSPI_CCR_ADMODE_0

#define QUADSPI_CCR_ADMODE_0   (0x1UL << QUADSPI_CCR_ADMODE_Pos)

0x00000400

◆ QUADSPI_CCR_ADMODE_1

#define QUADSPI_CCR_ADMODE_1   (0x2UL << QUADSPI_CCR_ADMODE_Pos)

0x00000800

◆ QUADSPI_CCR_ADMODE_Msk

#define QUADSPI_CCR_ADMODE_Msk   (0x3UL << QUADSPI_CCR_ADMODE_Pos)

0x00000C00

◆ QUADSPI_CCR_ADSIZE

#define QUADSPI_CCR_ADSIZE   QUADSPI_CCR_ADSIZE_Msk

ADSIZE[1:0]: Address Size

◆ QUADSPI_CCR_ADSIZE_0

#define QUADSPI_CCR_ADSIZE_0   (0x1UL << QUADSPI_CCR_ADSIZE_Pos)

0x00001000

◆ QUADSPI_CCR_ADSIZE_1

#define QUADSPI_CCR_ADSIZE_1   (0x2UL << QUADSPI_CCR_ADSIZE_Pos)

0x00002000

◆ QUADSPI_CCR_ADSIZE_Msk

#define QUADSPI_CCR_ADSIZE_Msk   (0x3UL << QUADSPI_CCR_ADSIZE_Pos)

0x00003000

◆ QUADSPI_CCR_DCYC

#define QUADSPI_CCR_DCYC   QUADSPI_CCR_DCYC_Msk

DCYC[4:0]: Dummy Cycles

◆ QUADSPI_CCR_DCYC_0

#define QUADSPI_CCR_DCYC_0   (0x01UL << QUADSPI_CCR_DCYC_Pos)

0x00040000

◆ QUADSPI_CCR_DCYC_1

#define QUADSPI_CCR_DCYC_1   (0x02UL << QUADSPI_CCR_DCYC_Pos)

0x00080000

◆ QUADSPI_CCR_DCYC_2

#define QUADSPI_CCR_DCYC_2   (0x04UL << QUADSPI_CCR_DCYC_Pos)

0x00100000

◆ QUADSPI_CCR_DCYC_3

#define QUADSPI_CCR_DCYC_3   (0x08UL << QUADSPI_CCR_DCYC_Pos)

0x00200000

◆ QUADSPI_CCR_DCYC_4

#define QUADSPI_CCR_DCYC_4   (0x10UL << QUADSPI_CCR_DCYC_Pos)

0x00400000

◆ QUADSPI_CCR_DCYC_Msk

#define QUADSPI_CCR_DCYC_Msk   (0x1FUL << QUADSPI_CCR_DCYC_Pos)

0x007C0000

◆ QUADSPI_CCR_DDRM

#define QUADSPI_CCR_DDRM   QUADSPI_CCR_DDRM_Msk

DDRM: Double Data Rate Mode

◆ QUADSPI_CCR_DDRM_Msk

#define QUADSPI_CCR_DDRM_Msk   (0x1UL << QUADSPI_CCR_DDRM_Pos)

0x80000000

◆ QUADSPI_CCR_DHHC

#define QUADSPI_CCR_DHHC   QUADSPI_CCR_DHHC_Msk

DHHC: Delay Half Hclk Cycle

◆ QUADSPI_CCR_DHHC_Msk

#define QUADSPI_CCR_DHHC_Msk   (0x1UL << QUADSPI_CCR_DHHC_Pos)

0x40000000

◆ QUADSPI_CCR_DMODE

#define QUADSPI_CCR_DMODE   QUADSPI_CCR_DMODE_Msk

DMODE[1:0]: Data Mode

◆ QUADSPI_CCR_DMODE_0

#define QUADSPI_CCR_DMODE_0   (0x1UL << QUADSPI_CCR_DMODE_Pos)

0x01000000

◆ QUADSPI_CCR_DMODE_1

#define QUADSPI_CCR_DMODE_1   (0x2UL << QUADSPI_CCR_DMODE_Pos)

0x02000000

◆ QUADSPI_CCR_DMODE_Msk

#define QUADSPI_CCR_DMODE_Msk   (0x3UL << QUADSPI_CCR_DMODE_Pos)

0x03000000

◆ QUADSPI_CCR_FMODE

#define QUADSPI_CCR_FMODE   QUADSPI_CCR_FMODE_Msk

FMODE[1:0]: Functional Mode

◆ QUADSPI_CCR_FMODE_0

#define QUADSPI_CCR_FMODE_0   (0x1UL << QUADSPI_CCR_FMODE_Pos)

0x04000000

◆ QUADSPI_CCR_FMODE_1

#define QUADSPI_CCR_FMODE_1   (0x2UL << QUADSPI_CCR_FMODE_Pos)

0x08000000

◆ QUADSPI_CCR_FMODE_Msk

#define QUADSPI_CCR_FMODE_Msk   (0x3UL << QUADSPI_CCR_FMODE_Pos)

0x0C000000

◆ QUADSPI_CCR_IMODE

#define QUADSPI_CCR_IMODE   QUADSPI_CCR_IMODE_Msk

IMODE[1:0]: Instruction Mode

◆ QUADSPI_CCR_IMODE_0

#define QUADSPI_CCR_IMODE_0   (0x1UL << QUADSPI_CCR_IMODE_Pos)

0x00000100

◆ QUADSPI_CCR_IMODE_1

#define QUADSPI_CCR_IMODE_1   (0x2UL << QUADSPI_CCR_IMODE_Pos)

0x00000200

◆ QUADSPI_CCR_IMODE_Msk

#define QUADSPI_CCR_IMODE_Msk   (0x3UL << QUADSPI_CCR_IMODE_Pos)

0x00000300

◆ QUADSPI_CCR_INSTRUCTION

#define QUADSPI_CCR_INSTRUCTION   QUADSPI_CCR_INSTRUCTION_Msk

INSTRUCTION[7:0]: Instruction

◆ QUADSPI_CCR_INSTRUCTION_0

#define QUADSPI_CCR_INSTRUCTION_0   (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos)

0x00000001

◆ QUADSPI_CCR_INSTRUCTION_1

#define QUADSPI_CCR_INSTRUCTION_1   (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos)

0x00000002

◆ QUADSPI_CCR_INSTRUCTION_2

#define QUADSPI_CCR_INSTRUCTION_2   (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos)

0x00000004

◆ QUADSPI_CCR_INSTRUCTION_3

#define QUADSPI_CCR_INSTRUCTION_3   (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos)

0x00000008

◆ QUADSPI_CCR_INSTRUCTION_4

#define QUADSPI_CCR_INSTRUCTION_4   (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos)

0x00000010

◆ QUADSPI_CCR_INSTRUCTION_5

#define QUADSPI_CCR_INSTRUCTION_5   (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos)

0x00000020

◆ QUADSPI_CCR_INSTRUCTION_6

#define QUADSPI_CCR_INSTRUCTION_6   (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos)

0x00000040

◆ QUADSPI_CCR_INSTRUCTION_7

#define QUADSPI_CCR_INSTRUCTION_7   (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos)

0x00000080

◆ QUADSPI_CCR_INSTRUCTION_Msk

#define QUADSPI_CCR_INSTRUCTION_Msk   (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)

0x000000FF

◆ QUADSPI_CCR_SIOO

#define QUADSPI_CCR_SIOO   QUADSPI_CCR_SIOO_Msk

SIOO: Send Instruction Only Once Mode

◆ QUADSPI_CCR_SIOO_Msk

#define QUADSPI_CCR_SIOO_Msk   (0x1UL << QUADSPI_CCR_SIOO_Pos)

0x10000000

◆ QUADSPI_CR_ABORT

#define QUADSPI_CR_ABORT   QUADSPI_CR_ABORT_Msk

Abort request

◆ QUADSPI_CR_ABORT_Msk

#define QUADSPI_CR_ABORT_Msk   (0x1UL << QUADSPI_CR_ABORT_Pos)

0x00000002

◆ QUADSPI_CR_APMS

#define QUADSPI_CR_APMS   QUADSPI_CR_APMS_Msk

Bit 1

◆ QUADSPI_CR_APMS_Msk

#define QUADSPI_CR_APMS_Msk   (0x1UL << QUADSPI_CR_APMS_Pos)

0x00400000

◆ QUADSPI_CR_DFM

#define QUADSPI_CR_DFM   QUADSPI_CR_DFM_Msk

Dual Flash Mode

◆ QUADSPI_CR_DFM_Msk

#define QUADSPI_CR_DFM_Msk   (0x1UL << QUADSPI_CR_DFM_Pos)

0x00000040

◆ QUADSPI_CR_DMAEN

#define QUADSPI_CR_DMAEN   QUADSPI_CR_DMAEN_Msk

DMA Enable

◆ QUADSPI_CR_DMAEN_Msk

#define QUADSPI_CR_DMAEN_Msk   (0x1UL << QUADSPI_CR_DMAEN_Pos)

0x00000004

◆ QUADSPI_CR_EN

#define QUADSPI_CR_EN   QUADSPI_CR_EN_Msk

Enable

◆ QUADSPI_CR_EN_Msk

#define QUADSPI_CR_EN_Msk   (0x1UL << QUADSPI_CR_EN_Pos)

0x00000001

◆ QUADSPI_CR_FSEL

#define QUADSPI_CR_FSEL   QUADSPI_CR_FSEL_Msk

Flash Select

◆ QUADSPI_CR_FSEL_Msk

#define QUADSPI_CR_FSEL_Msk   (0x1UL << QUADSPI_CR_FSEL_Pos)

0x00000080

◆ QUADSPI_CR_FTHRES

#define QUADSPI_CR_FTHRES   QUADSPI_CR_FTHRES_Msk

FTHRES[4:0] FIFO Level

◆ QUADSPI_CR_FTHRES_0

#define QUADSPI_CR_FTHRES_0   (0x01UL << QUADSPI_CR_FTHRES_Pos)

0x00000100

◆ QUADSPI_CR_FTHRES_1

#define QUADSPI_CR_FTHRES_1   (0x02UL << QUADSPI_CR_FTHRES_Pos)

0x00000200

◆ QUADSPI_CR_FTHRES_2

#define QUADSPI_CR_FTHRES_2   (0x04UL << QUADSPI_CR_FTHRES_Pos)

0x00000400

◆ QUADSPI_CR_FTHRES_3

#define QUADSPI_CR_FTHRES_3   (0x08UL << QUADSPI_CR_FTHRES_Pos)

0x00000800

◆ QUADSPI_CR_FTHRES_4

#define QUADSPI_CR_FTHRES_4   (0x10UL << QUADSPI_CR_FTHRES_Pos)

0x00001000

◆ QUADSPI_CR_FTHRES_Msk

#define QUADSPI_CR_FTHRES_Msk   (0x1FUL << QUADSPI_CR_FTHRES_Pos)

0x00001F00

◆ QUADSPI_CR_FTIE

#define QUADSPI_CR_FTIE   QUADSPI_CR_FTIE_Msk

FIFO Threshold Interrupt Enable

◆ QUADSPI_CR_FTIE_Msk

#define QUADSPI_CR_FTIE_Msk   (0x1UL << QUADSPI_CR_FTIE_Pos)

0x00040000

◆ QUADSPI_CR_PMM

#define QUADSPI_CR_PMM   QUADSPI_CR_PMM_Msk

Polling Match Mode

◆ QUADSPI_CR_PMM_Msk

#define QUADSPI_CR_PMM_Msk   (0x1UL << QUADSPI_CR_PMM_Pos)

0x00800000

◆ QUADSPI_CR_PRESCALER

#define QUADSPI_CR_PRESCALER   QUADSPI_CR_PRESCALER_Msk

PRESCALER[7:0] Clock prescaler

◆ QUADSPI_CR_PRESCALER_0

#define QUADSPI_CR_PRESCALER_0   (0x01UL << QUADSPI_CR_PRESCALER_Pos)

0x01000000

◆ QUADSPI_CR_PRESCALER_1

#define QUADSPI_CR_PRESCALER_1   (0x02UL << QUADSPI_CR_PRESCALER_Pos)

0x02000000

◆ QUADSPI_CR_PRESCALER_2

#define QUADSPI_CR_PRESCALER_2   (0x04UL << QUADSPI_CR_PRESCALER_Pos)

0x04000000

◆ QUADSPI_CR_PRESCALER_3

#define QUADSPI_CR_PRESCALER_3   (0x08UL << QUADSPI_CR_PRESCALER_Pos)

0x08000000

◆ QUADSPI_CR_PRESCALER_4

#define QUADSPI_CR_PRESCALER_4   (0x10UL << QUADSPI_CR_PRESCALER_Pos)

0x10000000

◆ QUADSPI_CR_PRESCALER_5

#define QUADSPI_CR_PRESCALER_5   (0x20UL << QUADSPI_CR_PRESCALER_Pos)

0x20000000

◆ QUADSPI_CR_PRESCALER_6

#define QUADSPI_CR_PRESCALER_6   (0x40UL << QUADSPI_CR_PRESCALER_Pos)

0x40000000

◆ QUADSPI_CR_PRESCALER_7

#define QUADSPI_CR_PRESCALER_7   (0x80UL << QUADSPI_CR_PRESCALER_Pos)

0x80000000

◆ QUADSPI_CR_PRESCALER_Msk

#define QUADSPI_CR_PRESCALER_Msk   (0xFFUL << QUADSPI_CR_PRESCALER_Pos)

0xFF000000

◆ QUADSPI_CR_SMIE

#define QUADSPI_CR_SMIE   QUADSPI_CR_SMIE_Msk

Status Match Interrupt Enable

◆ QUADSPI_CR_SMIE_Msk

#define QUADSPI_CR_SMIE_Msk   (0x1UL << QUADSPI_CR_SMIE_Pos)

0x00080000

◆ QUADSPI_CR_SSHIFT

#define QUADSPI_CR_SSHIFT   QUADSPI_CR_SSHIFT_Msk

Sample Shift

◆ QUADSPI_CR_SSHIFT_Msk

#define QUADSPI_CR_SSHIFT_Msk   (0x1UL << QUADSPI_CR_SSHIFT_Pos)

0x00000010

◆ QUADSPI_CR_TCEN

#define QUADSPI_CR_TCEN   QUADSPI_CR_TCEN_Msk

Timeout Counter Enable

◆ QUADSPI_CR_TCEN_Msk

#define QUADSPI_CR_TCEN_Msk   (0x1UL << QUADSPI_CR_TCEN_Pos)

0x00000008

◆ QUADSPI_CR_TCIE

#define QUADSPI_CR_TCIE   QUADSPI_CR_TCIE_Msk

Transfer Complete Interrupt Enable

◆ QUADSPI_CR_TCIE_Msk

#define QUADSPI_CR_TCIE_Msk   (0x1UL << QUADSPI_CR_TCIE_Pos)

0x00020000

◆ QUADSPI_CR_TEIE

#define QUADSPI_CR_TEIE   QUADSPI_CR_TEIE_Msk

Transfer Error Interrupt Enable

◆ QUADSPI_CR_TEIE_Msk

#define QUADSPI_CR_TEIE_Msk   (0x1UL << QUADSPI_CR_TEIE_Pos)

0x00010000

◆ QUADSPI_CR_TOIE

#define QUADSPI_CR_TOIE   QUADSPI_CR_TOIE_Msk

TimeOut Interrupt Enable

◆ QUADSPI_CR_TOIE_Msk

#define QUADSPI_CR_TOIE_Msk   (0x1UL << QUADSPI_CR_TOIE_Pos)

0x00100000

◆ QUADSPI_DCR_CKMODE

#define QUADSPI_DCR_CKMODE   QUADSPI_DCR_CKMODE_Msk

Mode 0 / Mode 3

◆ QUADSPI_DCR_CKMODE_Msk

#define QUADSPI_DCR_CKMODE_Msk   (0x1UL << QUADSPI_DCR_CKMODE_Pos)

0x00000001

◆ QUADSPI_DCR_CSHT

#define QUADSPI_DCR_CSHT   QUADSPI_DCR_CSHT_Msk

CSHT[2:0]: ChipSelect High Time

◆ QUADSPI_DCR_CSHT_0

#define QUADSPI_DCR_CSHT_0   (0x1UL << QUADSPI_DCR_CSHT_Pos)

0x00000100

◆ QUADSPI_DCR_CSHT_1

#define QUADSPI_DCR_CSHT_1   (0x2UL << QUADSPI_DCR_CSHT_Pos)

0x00000200

◆ QUADSPI_DCR_CSHT_2

#define QUADSPI_DCR_CSHT_2   (0x4UL << QUADSPI_DCR_CSHT_Pos)

0x00000400

◆ QUADSPI_DCR_CSHT_Msk

#define QUADSPI_DCR_CSHT_Msk   (0x7UL << QUADSPI_DCR_CSHT_Pos)

0x00000700

◆ QUADSPI_DCR_FSIZE

#define QUADSPI_DCR_FSIZE   QUADSPI_DCR_FSIZE_Msk

FSIZE[4:0]: Flash Size

◆ QUADSPI_DCR_FSIZE_0

#define QUADSPI_DCR_FSIZE_0   (0x01UL << QUADSPI_DCR_FSIZE_Pos)

0x00010000

◆ QUADSPI_DCR_FSIZE_1

#define QUADSPI_DCR_FSIZE_1   (0x02UL << QUADSPI_DCR_FSIZE_Pos)

0x00020000

◆ QUADSPI_DCR_FSIZE_2

#define QUADSPI_DCR_FSIZE_2   (0x04UL << QUADSPI_DCR_FSIZE_Pos)

0x00040000

◆ QUADSPI_DCR_FSIZE_3

#define QUADSPI_DCR_FSIZE_3   (0x08UL << QUADSPI_DCR_FSIZE_Pos)

0x00080000

◆ QUADSPI_DCR_FSIZE_4

#define QUADSPI_DCR_FSIZE_4   (0x10UL << QUADSPI_DCR_FSIZE_Pos)

0x00100000

◆ QUADSPI_DCR_FSIZE_Msk

#define QUADSPI_DCR_FSIZE_Msk   (0x1FUL << QUADSPI_DCR_FSIZE_Pos)

0x001F0000

◆ QUADSPI_DLR_DL

#define QUADSPI_DLR_DL   QUADSPI_DLR_DL_Msk

DL[31:0]: Data Length

◆ QUADSPI_DLR_DL_Msk

#define QUADSPI_DLR_DL_Msk   (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)

0xFFFFFFFF

◆ QUADSPI_DR_DATA

#define QUADSPI_DR_DATA   QUADSPI_DR_DATA_Msk

DATA[31:0]: Data

◆ QUADSPI_DR_DATA_Msk

#define QUADSPI_DR_DATA_Msk   (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)

0xFFFFFFFF

◆ QUADSPI_FCR_CSMF

#define QUADSPI_FCR_CSMF   QUADSPI_FCR_CSMF_Msk

Clear Status Match Flag

◆ QUADSPI_FCR_CSMF_Msk

#define QUADSPI_FCR_CSMF_Msk   (0x1UL << QUADSPI_FCR_CSMF_Pos)

0x00000008

◆ QUADSPI_FCR_CTCF

#define QUADSPI_FCR_CTCF   QUADSPI_FCR_CTCF_Msk

Clear Transfer Complete Flag

◆ QUADSPI_FCR_CTCF_Msk

#define QUADSPI_FCR_CTCF_Msk   (0x1UL << QUADSPI_FCR_CTCF_Pos)

0x00000002

◆ QUADSPI_FCR_CTEF

#define QUADSPI_FCR_CTEF   QUADSPI_FCR_CTEF_Msk

Clear Transfer Error Flag

◆ QUADSPI_FCR_CTEF_Msk

#define QUADSPI_FCR_CTEF_Msk   (0x1UL << QUADSPI_FCR_CTEF_Pos)

0x00000001

◆ QUADSPI_FCR_CTOF

#define QUADSPI_FCR_CTOF   QUADSPI_FCR_CTOF_Msk

Clear Timeout Flag

◆ QUADSPI_FCR_CTOF_Msk

#define QUADSPI_FCR_CTOF_Msk   (0x1UL << QUADSPI_FCR_CTOF_Pos)

0x00000010

◆ QUADSPI_LPTR_TIMEOUT

#define QUADSPI_LPTR_TIMEOUT   QUADSPI_LPTR_TIMEOUT_Msk

TIMEOUT[15:0]: Timeout period

◆ QUADSPI_LPTR_TIMEOUT_Msk

#define QUADSPI_LPTR_TIMEOUT_Msk   (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)

0x0000FFFF

◆ QUADSPI_PIR_INTERVAL

#define QUADSPI_PIR_INTERVAL   QUADSPI_PIR_INTERVAL_Msk

INTERVAL[15:0]: Polling Interval

◆ QUADSPI_PIR_INTERVAL_Msk

#define QUADSPI_PIR_INTERVAL_Msk   (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)

0x0000FFFF

◆ QUADSPI_PSMAR_MATCH

#define QUADSPI_PSMAR_MATCH   QUADSPI_PSMAR_MATCH_Msk

MATCH[31:0]: Status Match

◆ QUADSPI_PSMAR_MATCH_Msk

#define QUADSPI_PSMAR_MATCH_Msk   (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)

0xFFFFFFFF

◆ QUADSPI_PSMKR_MASK

#define QUADSPI_PSMKR_MASK   QUADSPI_PSMKR_MASK_Msk

MASK[31:0]: Status Mask

◆ QUADSPI_PSMKR_MASK_Msk

#define QUADSPI_PSMKR_MASK_Msk   (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)

0xFFFFFFFF

◆ QUADSPI_SR_BUSY

#define QUADSPI_SR_BUSY   QUADSPI_SR_BUSY_Msk

Busy

◆ QUADSPI_SR_BUSY_Msk

#define QUADSPI_SR_BUSY_Msk   (0x1UL << QUADSPI_SR_BUSY_Pos)

0x00000020

◆ QUADSPI_SR_FLEVEL

#define QUADSPI_SR_FLEVEL   QUADSPI_SR_FLEVEL_Msk

FIFO Threshlod Flag

◆ QUADSPI_SR_FLEVEL_0

#define QUADSPI_SR_FLEVEL_0   (0x01UL << QUADSPI_SR_FLEVEL_Pos)

0x00000100

◆ QUADSPI_SR_FLEVEL_1

#define QUADSPI_SR_FLEVEL_1   (0x02UL << QUADSPI_SR_FLEVEL_Pos)

0x00000200

◆ QUADSPI_SR_FLEVEL_2

#define QUADSPI_SR_FLEVEL_2   (0x04UL << QUADSPI_SR_FLEVEL_Pos)

0x00000400

◆ QUADSPI_SR_FLEVEL_3

#define QUADSPI_SR_FLEVEL_3   (0x08UL << QUADSPI_SR_FLEVEL_Pos)

0x00000800

◆ QUADSPI_SR_FLEVEL_4

#define QUADSPI_SR_FLEVEL_4   (0x10UL << QUADSPI_SR_FLEVEL_Pos)

0x00001000

◆ QUADSPI_SR_FLEVEL_5

#define QUADSPI_SR_FLEVEL_5   (0x20UL << QUADSPI_SR_FLEVEL_Pos)

0x00002000

◆ QUADSPI_SR_FLEVEL_Msk

#define QUADSPI_SR_FLEVEL_Msk   (0x3FUL << QUADSPI_SR_FLEVEL_Pos)

0x00003F00

◆ QUADSPI_SR_FTF

#define QUADSPI_SR_FTF   QUADSPI_SR_FTF_Msk

FIFO Threshlod Flag

◆ QUADSPI_SR_FTF_Msk

#define QUADSPI_SR_FTF_Msk   (0x1UL << QUADSPI_SR_FTF_Pos)

0x00000004

◆ QUADSPI_SR_SMF

#define QUADSPI_SR_SMF   QUADSPI_SR_SMF_Msk

Status Match Flag

◆ QUADSPI_SR_SMF_Msk

#define QUADSPI_SR_SMF_Msk   (0x1UL << QUADSPI_SR_SMF_Pos)

0x00000008

◆ QUADSPI_SR_TCF

#define QUADSPI_SR_TCF   QUADSPI_SR_TCF_Msk

Transfer Complete Flag

◆ QUADSPI_SR_TCF_Msk

#define QUADSPI_SR_TCF_Msk   (0x1UL << QUADSPI_SR_TCF_Pos)

0x00000002

◆ QUADSPI_SR_TEF

#define QUADSPI_SR_TEF   QUADSPI_SR_TEF_Msk

Transfer Error Flag

◆ QUADSPI_SR_TEF_Msk

#define QUADSPI_SR_TEF_Msk   (0x1UL << QUADSPI_SR_TEF_Pos)

0x00000001

◆ QUADSPI_SR_TOF

#define QUADSPI_SR_TOF   QUADSPI_SR_TOF_Msk

Timeout Flag

◆ QUADSPI_SR_TOF_Msk

#define QUADSPI_SR_TOF_Msk   (0x1UL << QUADSPI_SR_TOF_Pos)

0x00000010

◆ RCC_AHB1ENR_BKPSRAMEN_Msk

#define RCC_AHB1ENR_BKPSRAMEN_Msk   (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos)

0x00040000

◆ RCC_AHB1ENR_CRCEN_Msk

#define RCC_AHB1ENR_CRCEN_Msk   (0x1UL << RCC_AHB1ENR_CRCEN_Pos)

0x00001000

◆ RCC_AHB1ENR_DMA1EN_Msk

#define RCC_AHB1ENR_DMA1EN_Msk   (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)

0x00200000

◆ RCC_AHB1ENR_DMA2DEN_Msk

#define RCC_AHB1ENR_DMA2DEN_Msk   (0x1UL << RCC_AHB1ENR_DMA2DEN_Pos)

0x00800000

◆ RCC_AHB1ENR_DMA2EN_Msk

#define RCC_AHB1ENR_DMA2EN_Msk   (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)

0x00400000

◆ RCC_AHB1ENR_DTCMRAMEN_Msk

#define RCC_AHB1ENR_DTCMRAMEN_Msk   (0x1UL << RCC_AHB1ENR_DTCMRAMEN_Pos)

0x00100000

◆ RCC_AHB1ENR_ETHMACEN_Msk

#define RCC_AHB1ENR_ETHMACEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACEN_Pos)

0x02000000

◆ RCC_AHB1ENR_ETHMACPTPEN_Msk

#define RCC_AHB1ENR_ETHMACPTPEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACPTPEN_Pos)

0x10000000

◆ RCC_AHB1ENR_ETHMACRXEN_Msk

#define RCC_AHB1ENR_ETHMACRXEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACRXEN_Pos)

0x08000000

◆ RCC_AHB1ENR_ETHMACTXEN_Msk

#define RCC_AHB1ENR_ETHMACTXEN_Msk   (0x1UL << RCC_AHB1ENR_ETHMACTXEN_Pos)

0x04000000

◆ RCC_AHB1ENR_GPIOAEN_Msk

#define RCC_AHB1ENR_GPIOAEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)

0x00000001

◆ RCC_AHB1ENR_GPIOBEN_Msk

#define RCC_AHB1ENR_GPIOBEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)

0x00000002

◆ RCC_AHB1ENR_GPIOCEN_Msk

#define RCC_AHB1ENR_GPIOCEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)

0x00000004

◆ RCC_AHB1ENR_GPIODEN_Msk

#define RCC_AHB1ENR_GPIODEN_Msk   (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)

0x00000008

◆ RCC_AHB1ENR_GPIOEEN_Msk

#define RCC_AHB1ENR_GPIOEEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)

0x00000010

◆ RCC_AHB1ENR_GPIOFEN_Msk

#define RCC_AHB1ENR_GPIOFEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)

0x00000020

◆ RCC_AHB1ENR_GPIOGEN_Msk

#define RCC_AHB1ENR_GPIOGEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)

0x00000040

◆ RCC_AHB1ENR_GPIOHEN_Msk

#define RCC_AHB1ENR_GPIOHEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)

0x00000080

◆ RCC_AHB1ENR_GPIOIEN_Msk

#define RCC_AHB1ENR_GPIOIEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)

0x00000100

◆ RCC_AHB1ENR_GPIOJEN_Msk

#define RCC_AHB1ENR_GPIOJEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOJEN_Pos)

0x00000200

◆ RCC_AHB1ENR_GPIOKEN_Msk

#define RCC_AHB1ENR_GPIOKEN_Msk   (0x1UL << RCC_AHB1ENR_GPIOKEN_Pos)

0x00000400

◆ RCC_AHB1ENR_OTGHSEN_Msk

#define RCC_AHB1ENR_OTGHSEN_Msk   (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos)

0x20000000

◆ RCC_AHB1ENR_OTGHSULPIEN_Msk

#define RCC_AHB1ENR_OTGHSULPIEN_Msk   (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos)

0x40000000

◆ RCC_AHB1LPENR_AXILPEN_Msk

#define RCC_AHB1LPENR_AXILPEN_Msk   (0x1UL << RCC_AHB1LPENR_AXILPEN_Pos)

0x00002000

◆ RCC_AHB1LPENR_BKPSRAMLPEN_Msk

#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk   (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos)

0x00040000

◆ RCC_AHB1LPENR_CRCLPEN_Msk

#define RCC_AHB1LPENR_CRCLPEN_Msk   (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)

0x00001000

◆ RCC_AHB1LPENR_DMA1LPEN_Msk

#define RCC_AHB1LPENR_DMA1LPEN_Msk   (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)

0x00200000

◆ RCC_AHB1LPENR_DMA2DLPEN_Msk

#define RCC_AHB1LPENR_DMA2DLPEN_Msk   (0x1UL << RCC_AHB1LPENR_DMA2DLPEN_Pos)

0x00800000

◆ RCC_AHB1LPENR_DMA2LPEN_Msk

#define RCC_AHB1LPENR_DMA2LPEN_Msk   (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)

0x00400000

◆ RCC_AHB1LPENR_DTCMLPEN_Msk

#define RCC_AHB1LPENR_DTCMLPEN_Msk   (0x1UL << RCC_AHB1LPENR_DTCMLPEN_Pos)

0x00100000

◆ RCC_AHB1LPENR_ETHMACLPEN_Msk

#define RCC_AHB1LPENR_ETHMACLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACLPEN_Pos)

0x02000000

◆ RCC_AHB1LPENR_ETHMACPTPLPEN_Msk

#define RCC_AHB1LPENR_ETHMACPTPLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACPTPLPEN_Pos)

0x10000000

◆ RCC_AHB1LPENR_ETHMACRXLPEN_Msk

#define RCC_AHB1LPENR_ETHMACRXLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACRXLPEN_Pos)

0x08000000

◆ RCC_AHB1LPENR_ETHMACTXLPEN_Msk

#define RCC_AHB1LPENR_ETHMACTXLPEN_Msk   (0x1UL << RCC_AHB1LPENR_ETHMACTXLPEN_Pos)

0x04000000

◆ RCC_AHB1LPENR_FLITFLPEN_Msk

#define RCC_AHB1LPENR_FLITFLPEN_Msk   (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos)

0x00008000

◆ RCC_AHB1LPENR_GPIOALPEN_Msk

#define RCC_AHB1LPENR_GPIOALPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos)

0x00000001

◆ RCC_AHB1LPENR_GPIOBLPEN_Msk

#define RCC_AHB1LPENR_GPIOBLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos)

0x00000002

◆ RCC_AHB1LPENR_GPIOCLPEN_Msk

#define RCC_AHB1LPENR_GPIOCLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos)

0x00000004

◆ RCC_AHB1LPENR_GPIODLPEN_Msk

#define RCC_AHB1LPENR_GPIODLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos)

0x00000008

◆ RCC_AHB1LPENR_GPIOELPEN_Msk

#define RCC_AHB1LPENR_GPIOELPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos)

0x00000010

◆ RCC_AHB1LPENR_GPIOFLPEN_Msk

#define RCC_AHB1LPENR_GPIOFLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos)

0x00000020

◆ RCC_AHB1LPENR_GPIOGLPEN_Msk

#define RCC_AHB1LPENR_GPIOGLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos)

0x00000040

◆ RCC_AHB1LPENR_GPIOHLPEN_Msk

#define RCC_AHB1LPENR_GPIOHLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos)

0x00000080

◆ RCC_AHB1LPENR_GPIOILPEN_Msk

#define RCC_AHB1LPENR_GPIOILPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOILPEN_Pos)

0x00000100

◆ RCC_AHB1LPENR_GPIOJLPEN_Msk

#define RCC_AHB1LPENR_GPIOJLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOJLPEN_Pos)

0x00000200

◆ RCC_AHB1LPENR_GPIOKLPEN_Msk

#define RCC_AHB1LPENR_GPIOKLPEN_Msk   (0x1UL << RCC_AHB1LPENR_GPIOKLPEN_Pos)

0x00000400

◆ RCC_AHB1LPENR_OTGHSLPEN_Msk

#define RCC_AHB1LPENR_OTGHSLPEN_Msk   (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos)

0x20000000

◆ RCC_AHB1LPENR_OTGHSULPILPEN_Msk

#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk   (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos)

0x40000000

◆ RCC_AHB1LPENR_SRAM1LPEN_Msk

#define RCC_AHB1LPENR_SRAM1LPEN_Msk   (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos)

0x00010000

◆ RCC_AHB1LPENR_SRAM2LPEN_Msk

#define RCC_AHB1LPENR_SRAM2LPEN_Msk   (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos)

0x00020000

◆ RCC_AHB1RSTR_CRCRST_Msk

#define RCC_AHB1RSTR_CRCRST_Msk   (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)

0x00001000

◆ RCC_AHB1RSTR_DMA1RST_Msk

#define RCC_AHB1RSTR_DMA1RST_Msk   (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)

0x00200000

◆ RCC_AHB1RSTR_DMA2DRST_Msk

#define RCC_AHB1RSTR_DMA2DRST_Msk   (0x1UL << RCC_AHB1RSTR_DMA2DRST_Pos)

0x00800000

◆ RCC_AHB1RSTR_DMA2RST_Msk

#define RCC_AHB1RSTR_DMA2RST_Msk   (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)

0x00400000

◆ RCC_AHB1RSTR_ETHMACRST_Msk

#define RCC_AHB1RSTR_ETHMACRST_Msk   (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)

0x02000000

◆ RCC_AHB1RSTR_GPIOARST_Msk

#define RCC_AHB1RSTR_GPIOARST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)

0x00000001

◆ RCC_AHB1RSTR_GPIOBRST_Msk

#define RCC_AHB1RSTR_GPIOBRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)

0x00000002

◆ RCC_AHB1RSTR_GPIOCRST_Msk

#define RCC_AHB1RSTR_GPIOCRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)

0x00000004

◆ RCC_AHB1RSTR_GPIODRST_Msk

#define RCC_AHB1RSTR_GPIODRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)

0x00000008

◆ RCC_AHB1RSTR_GPIOERST_Msk

#define RCC_AHB1RSTR_GPIOERST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)

0x00000010

◆ RCC_AHB1RSTR_GPIOFRST_Msk

#define RCC_AHB1RSTR_GPIOFRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)

0x00000020

◆ RCC_AHB1RSTR_GPIOGRST_Msk

#define RCC_AHB1RSTR_GPIOGRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)

0x00000040

◆ RCC_AHB1RSTR_GPIOHRST_Msk

#define RCC_AHB1RSTR_GPIOHRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)

0x00000080

◆ RCC_AHB1RSTR_GPIOIRST_Msk

#define RCC_AHB1RSTR_GPIOIRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)

0x00000100

◆ RCC_AHB1RSTR_GPIOJRST_Msk

#define RCC_AHB1RSTR_GPIOJRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOJRST_Pos)

0x00000200

◆ RCC_AHB1RSTR_GPIOKRST_Msk

#define RCC_AHB1RSTR_GPIOKRST_Msk   (0x1UL << RCC_AHB1RSTR_GPIOKRST_Pos)

0x00000400

◆ RCC_AHB1RSTR_OTGHRST_Msk

#define RCC_AHB1RSTR_OTGHRST_Msk   (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)

0x20000000

◆ RCC_AHB2ENR_DCMIEN_Msk

#define RCC_AHB2ENR_DCMIEN_Msk   (0x1UL << RCC_AHB2ENR_DCMIEN_Pos)

0x00000001

◆ RCC_AHB2ENR_JPEGEN_Msk

#define RCC_AHB2ENR_JPEGEN_Msk   (0x1UL << RCC_AHB2ENR_JPEGEN_Pos)

0x00000002

◆ RCC_AHB2ENR_OTGFSEN_Msk

#define RCC_AHB2ENR_OTGFSEN_Msk   (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)

0x00000080

◆ RCC_AHB2ENR_RNGEN_Msk

#define RCC_AHB2ENR_RNGEN_Msk   (0x1UL << RCC_AHB2ENR_RNGEN_Pos)

0x00000040

◆ RCC_AHB2LPENR_DCMILPEN_Msk

#define RCC_AHB2LPENR_DCMILPEN_Msk   (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos)

0x00000001

◆ RCC_AHB2LPENR_JPEGLPEN_Msk

#define RCC_AHB2LPENR_JPEGLPEN_Msk   (0x1UL << RCC_AHB2LPENR_JPEGLPEN_Pos)

0x00000002

◆ RCC_AHB2LPENR_OTGFSLPEN_Msk

#define RCC_AHB2LPENR_OTGFSLPEN_Msk   (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos)

0x00000080

◆ RCC_AHB2LPENR_RNGLPEN_Msk

#define RCC_AHB2LPENR_RNGLPEN_Msk   (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)

0x00000040

◆ RCC_AHB2RSTR_DCMIRST_Msk

#define RCC_AHB2RSTR_DCMIRST_Msk   (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)

0x00000001

◆ RCC_AHB2RSTR_JPEGRST_Msk

#define RCC_AHB2RSTR_JPEGRST_Msk   (0x1UL << RCC_AHB2RSTR_JPEGRST_Pos)

0x00000002

◆ RCC_AHB2RSTR_OTGFSRST_Msk

#define RCC_AHB2RSTR_OTGFSRST_Msk   (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)

0x00000080

◆ RCC_AHB2RSTR_RNGRST_Msk

#define RCC_AHB2RSTR_RNGRST_Msk   (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)

0x00000040

◆ RCC_AHB3ENR_FMCEN_Msk

#define RCC_AHB3ENR_FMCEN_Msk   (0x1UL << RCC_AHB3ENR_FMCEN_Pos)

0x00000001

◆ RCC_AHB3ENR_QSPIEN_Msk

#define RCC_AHB3ENR_QSPIEN_Msk   (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)

0x00000002

◆ RCC_AHB3LPENR_FMCLPEN_Msk

#define RCC_AHB3LPENR_FMCLPEN_Msk   (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)

0x00000001

◆ RCC_AHB3LPENR_QSPILPEN_Msk

#define RCC_AHB3LPENR_QSPILPEN_Msk   (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos)

0x00000002

◆ RCC_AHB3RSTR_FMCRST_Msk

#define RCC_AHB3RSTR_FMCRST_Msk   (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)

0x00000001

◆ RCC_AHB3RSTR_QSPIRST_Msk

#define RCC_AHB3RSTR_QSPIRST_Msk   (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)

0x00000002

◆ RCC_APB1ENR_CAN1EN_Msk

#define RCC_APB1ENR_CAN1EN_Msk   (0x1UL << RCC_APB1ENR_CAN1EN_Pos)

0x02000000

◆ RCC_APB1ENR_CAN2EN_Msk

#define RCC_APB1ENR_CAN2EN_Msk   (0x1UL << RCC_APB1ENR_CAN2EN_Pos)

0x04000000

◆ RCC_APB1ENR_CAN3EN_Msk

#define RCC_APB1ENR_CAN3EN_Msk   (0x1UL << RCC_APB1ENR_CAN3EN_Pos)

0x00002000

◆ RCC_APB1ENR_CECEN_Msk

#define RCC_APB1ENR_CECEN_Msk   (0x1UL << RCC_APB1ENR_CECEN_Pos)

0x08000000

◆ RCC_APB1ENR_DACEN_Msk

#define RCC_APB1ENR_DACEN_Msk   (0x1UL << RCC_APB1ENR_DACEN_Pos)

0x20000000

◆ RCC_APB1ENR_I2C1EN_Msk

#define RCC_APB1ENR_I2C1EN_Msk   (0x1UL << RCC_APB1ENR_I2C1EN_Pos)

0x00200000

◆ RCC_APB1ENR_I2C2EN_Msk

#define RCC_APB1ENR_I2C2EN_Msk   (0x1UL << RCC_APB1ENR_I2C2EN_Pos)

0x00400000

◆ RCC_APB1ENR_I2C3EN_Msk

#define RCC_APB1ENR_I2C3EN_Msk   (0x1UL << RCC_APB1ENR_I2C3EN_Pos)

0x00800000

◆ RCC_APB1ENR_I2C4EN_Msk

#define RCC_APB1ENR_I2C4EN_Msk   (0x1UL << RCC_APB1ENR_I2C4EN_Pos)

0x01000000

◆ RCC_APB1ENR_LPTIM1EN_Msk

#define RCC_APB1ENR_LPTIM1EN_Msk   (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos)

0x00000200

◆ RCC_APB1ENR_PWREN_Msk

#define RCC_APB1ENR_PWREN_Msk   (0x1UL << RCC_APB1ENR_PWREN_Pos)

0x10000000

◆ RCC_APB1ENR_RTCEN_Msk

#define RCC_APB1ENR_RTCEN_Msk   (0x1UL << RCC_APB1ENR_RTCEN_Pos)

0x00000400

◆ RCC_APB1ENR_SPDIFRXEN_Msk

#define RCC_APB1ENR_SPDIFRXEN_Msk   (0x1UL << RCC_APB1ENR_SPDIFRXEN_Pos)

0x00010000

◆ RCC_APB1ENR_SPI2EN_Msk

#define RCC_APB1ENR_SPI2EN_Msk   (0x1UL << RCC_APB1ENR_SPI2EN_Pos)

0x00004000

◆ RCC_APB1ENR_SPI3EN_Msk

#define RCC_APB1ENR_SPI3EN_Msk   (0x1UL << RCC_APB1ENR_SPI3EN_Pos)

0x00008000

◆ RCC_APB1ENR_TIM12EN_Msk

#define RCC_APB1ENR_TIM12EN_Msk   (0x1UL << RCC_APB1ENR_TIM12EN_Pos)

0x00000040

◆ RCC_APB1ENR_TIM13EN_Msk

#define RCC_APB1ENR_TIM13EN_Msk   (0x1UL << RCC_APB1ENR_TIM13EN_Pos)

0x00000080

◆ RCC_APB1ENR_TIM14EN_Msk

#define RCC_APB1ENR_TIM14EN_Msk   (0x1UL << RCC_APB1ENR_TIM14EN_Pos)

0x00000100

◆ RCC_APB1ENR_TIM2EN_Msk

#define RCC_APB1ENR_TIM2EN_Msk   (0x1UL << RCC_APB1ENR_TIM2EN_Pos)

0x00000001

◆ RCC_APB1ENR_TIM3EN_Msk

#define RCC_APB1ENR_TIM3EN_Msk   (0x1UL << RCC_APB1ENR_TIM3EN_Pos)

0x00000002

◆ RCC_APB1ENR_TIM4EN_Msk

#define RCC_APB1ENR_TIM4EN_Msk   (0x1UL << RCC_APB1ENR_TIM4EN_Pos)

0x00000004

◆ RCC_APB1ENR_TIM5EN_Msk

#define RCC_APB1ENR_TIM5EN_Msk   (0x1UL << RCC_APB1ENR_TIM5EN_Pos)

0x00000008

◆ RCC_APB1ENR_TIM6EN_Msk

#define RCC_APB1ENR_TIM6EN_Msk   (0x1UL << RCC_APB1ENR_TIM6EN_Pos)

0x00000010

◆ RCC_APB1ENR_TIM7EN_Msk

#define RCC_APB1ENR_TIM7EN_Msk   (0x1UL << RCC_APB1ENR_TIM7EN_Pos)

0x00000020

◆ RCC_APB1ENR_UART4EN_Msk

#define RCC_APB1ENR_UART4EN_Msk   (0x1UL << RCC_APB1ENR_UART4EN_Pos)

0x00080000

◆ RCC_APB1ENR_UART5EN_Msk

#define RCC_APB1ENR_UART5EN_Msk   (0x1UL << RCC_APB1ENR_UART5EN_Pos)

0x00100000

◆ RCC_APB1ENR_UART7EN_Msk

#define RCC_APB1ENR_UART7EN_Msk   (0x1UL << RCC_APB1ENR_UART7EN_Pos)

0x40000000

◆ RCC_APB1ENR_UART8EN_Msk

#define RCC_APB1ENR_UART8EN_Msk   (0x1UL << RCC_APB1ENR_UART8EN_Pos)

0x80000000

◆ RCC_APB1ENR_USART2EN_Msk

#define RCC_APB1ENR_USART2EN_Msk   (0x1UL << RCC_APB1ENR_USART2EN_Pos)

0x00020000

◆ RCC_APB1ENR_USART3EN_Msk

#define RCC_APB1ENR_USART3EN_Msk   (0x1UL << RCC_APB1ENR_USART3EN_Pos)

0x00040000

◆ RCC_APB1ENR_WWDGEN_Msk

#define RCC_APB1ENR_WWDGEN_Msk   (0x1UL << RCC_APB1ENR_WWDGEN_Pos)

0x00000800

◆ RCC_APB1LPENR_CAN1LPEN_Msk

#define RCC_APB1LPENR_CAN1LPEN_Msk   (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos)

0x02000000

◆ RCC_APB1LPENR_CAN2LPEN_Msk

#define RCC_APB1LPENR_CAN2LPEN_Msk   (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos)

0x04000000

◆ RCC_APB1LPENR_CAN3LPEN_Msk

#define RCC_APB1LPENR_CAN3LPEN_Msk   (0x1UL << RCC_APB1LPENR_CAN3LPEN_Pos)

0x00002000

◆ RCC_APB1LPENR_CECLPEN_Msk

#define RCC_APB1LPENR_CECLPEN_Msk   (0x1UL << RCC_APB1LPENR_CECLPEN_Pos)

0x08000000

◆ RCC_APB1LPENR_DACLPEN_Msk

#define RCC_APB1LPENR_DACLPEN_Msk   (0x1UL << RCC_APB1LPENR_DACLPEN_Pos)

0x20000000

◆ RCC_APB1LPENR_I2C1LPEN_Msk

#define RCC_APB1LPENR_I2C1LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)

0x00200000

◆ RCC_APB1LPENR_I2C2LPEN_Msk

#define RCC_APB1LPENR_I2C2LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)

0x00400000

◆ RCC_APB1LPENR_I2C3LPEN_Msk

#define RCC_APB1LPENR_I2C3LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)

0x00800000

◆ RCC_APB1LPENR_I2C4LPEN_Msk

#define RCC_APB1LPENR_I2C4LPEN_Msk   (0x1UL << RCC_APB1LPENR_I2C4LPEN_Pos)

0x01000000

◆ RCC_APB1LPENR_LPTIM1LPEN_Msk

#define RCC_APB1LPENR_LPTIM1LPEN_Msk   (0x1UL << RCC_APB1LPENR_LPTIM1LPEN_Pos)

0x00000200

◆ RCC_APB1LPENR_PWRLPEN_Msk

#define RCC_APB1LPENR_PWRLPEN_Msk   (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos)

0x10000000

◆ RCC_APB1LPENR_RTCLPEN_Msk

#define RCC_APB1LPENR_RTCLPEN_Msk   (0x1UL << RCC_APB1LPENR_RTCLPEN_Pos)

0x00000400

◆ RCC_APB1LPENR_SPDIFRXLPEN_Msk

#define RCC_APB1LPENR_SPDIFRXLPEN_Msk   (0x1UL << RCC_APB1LPENR_SPDIFRXLPEN_Pos)

0x00010000

◆ RCC_APB1LPENR_SPI2LPEN_Msk

#define RCC_APB1LPENR_SPI2LPEN_Msk   (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos)

0x00004000

◆ RCC_APB1LPENR_SPI3LPEN_Msk

#define RCC_APB1LPENR_SPI3LPEN_Msk   (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos)

0x00008000

◆ RCC_APB1LPENR_TIM12LPEN_Msk

#define RCC_APB1LPENR_TIM12LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos)

0x00000040

◆ RCC_APB1LPENR_TIM13LPEN_Msk

#define RCC_APB1LPENR_TIM13LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos)

0x00000080

◆ RCC_APB1LPENR_TIM14LPEN_Msk

#define RCC_APB1LPENR_TIM14LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos)

0x00000100

◆ RCC_APB1LPENR_TIM2LPEN_Msk

#define RCC_APB1LPENR_TIM2LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos)

0x00000001

◆ RCC_APB1LPENR_TIM3LPEN_Msk

#define RCC_APB1LPENR_TIM3LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos)

0x00000002

◆ RCC_APB1LPENR_TIM4LPEN_Msk

#define RCC_APB1LPENR_TIM4LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos)

0x00000004

◆ RCC_APB1LPENR_TIM5LPEN_Msk

#define RCC_APB1LPENR_TIM5LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos)

0x00000008

◆ RCC_APB1LPENR_TIM6LPEN_Msk

#define RCC_APB1LPENR_TIM6LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos)

0x00000010

◆ RCC_APB1LPENR_TIM7LPEN_Msk

#define RCC_APB1LPENR_TIM7LPEN_Msk   (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos)

0x00000020

◆ RCC_APB1LPENR_UART4LPEN_Msk

#define RCC_APB1LPENR_UART4LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos)

0x00080000

◆ RCC_APB1LPENR_UART5LPEN_Msk

#define RCC_APB1LPENR_UART5LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos)

0x00100000

◆ RCC_APB1LPENR_UART7LPEN_Msk

#define RCC_APB1LPENR_UART7LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART7LPEN_Pos)

0x40000000

◆ RCC_APB1LPENR_UART8LPEN_Msk

#define RCC_APB1LPENR_UART8LPEN_Msk   (0x1UL << RCC_APB1LPENR_UART8LPEN_Pos)

0x80000000

◆ RCC_APB1LPENR_USART2LPEN_Msk

#define RCC_APB1LPENR_USART2LPEN_Msk   (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos)

0x00020000

◆ RCC_APB1LPENR_USART3LPEN_Msk

#define RCC_APB1LPENR_USART3LPEN_Msk   (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos)

0x00040000

◆ RCC_APB1LPENR_WWDGLPEN_Msk

#define RCC_APB1LPENR_WWDGLPEN_Msk   (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos)

0x00000800

◆ RCC_APB1RSTR_CAN1RST_Msk

#define RCC_APB1RSTR_CAN1RST_Msk   (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)

0x02000000

◆ RCC_APB1RSTR_CAN2RST_Msk

#define RCC_APB1RSTR_CAN2RST_Msk   (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)

0x04000000

◆ RCC_APB1RSTR_CAN3RST_Msk

#define RCC_APB1RSTR_CAN3RST_Msk   (0x1UL << RCC_APB1RSTR_CAN3RST_Pos)

0x00002000

◆ RCC_APB1RSTR_CECRST_Msk

#define RCC_APB1RSTR_CECRST_Msk   (0x1UL << RCC_APB1RSTR_CECRST_Pos)

0x08000000

◆ RCC_APB1RSTR_DACRST_Msk

#define RCC_APB1RSTR_DACRST_Msk   (0x1UL << RCC_APB1RSTR_DACRST_Pos)

0x20000000

◆ RCC_APB1RSTR_I2C1RST_Msk

#define RCC_APB1RSTR_I2C1RST_Msk   (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)

0x00200000

◆ RCC_APB1RSTR_I2C2RST_Msk

#define RCC_APB1RSTR_I2C2RST_Msk   (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)

0x00400000

◆ RCC_APB1RSTR_I2C3RST_Msk

#define RCC_APB1RSTR_I2C3RST_Msk   (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)

0x00800000

◆ RCC_APB1RSTR_I2C4RST_Msk

#define RCC_APB1RSTR_I2C4RST_Msk   (0x1UL << RCC_APB1RSTR_I2C4RST_Pos)

0x01000000

◆ RCC_APB1RSTR_LPTIM1RST_Msk

#define RCC_APB1RSTR_LPTIM1RST_Msk   (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos)

0x00000200

◆ RCC_APB1RSTR_PWRRST_Msk

#define RCC_APB1RSTR_PWRRST_Msk   (0x1UL << RCC_APB1RSTR_PWRRST_Pos)

0x10000000

◆ RCC_APB1RSTR_SPDIFRXRST_Msk

#define RCC_APB1RSTR_SPDIFRXRST_Msk   (0x1UL << RCC_APB1RSTR_SPDIFRXRST_Pos)

0x00010000

◆ RCC_APB1RSTR_SPI2RST_Msk

#define RCC_APB1RSTR_SPI2RST_Msk   (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)

0x00004000

◆ RCC_APB1RSTR_SPI3RST_Msk

#define RCC_APB1RSTR_SPI3RST_Msk   (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)

0x00008000

◆ RCC_APB1RSTR_TIM12RST_Msk

#define RCC_APB1RSTR_TIM12RST_Msk   (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)

0x00000040

◆ RCC_APB1RSTR_TIM13RST_Msk

#define RCC_APB1RSTR_TIM13RST_Msk   (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)

0x00000080

◆ RCC_APB1RSTR_TIM14RST_Msk

#define RCC_APB1RSTR_TIM14RST_Msk   (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)

0x00000100

◆ RCC_APB1RSTR_TIM2RST_Msk

#define RCC_APB1RSTR_TIM2RST_Msk   (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)

0x00000001

◆ RCC_APB1RSTR_TIM3RST_Msk

#define RCC_APB1RSTR_TIM3RST_Msk   (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)

0x00000002

◆ RCC_APB1RSTR_TIM4RST_Msk

#define RCC_APB1RSTR_TIM4RST_Msk   (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)

0x00000004

◆ RCC_APB1RSTR_TIM5RST_Msk

#define RCC_APB1RSTR_TIM5RST_Msk   (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)

0x00000008

◆ RCC_APB1RSTR_TIM6RST_Msk

#define RCC_APB1RSTR_TIM6RST_Msk   (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)

0x00000010

◆ RCC_APB1RSTR_TIM7RST_Msk

#define RCC_APB1RSTR_TIM7RST_Msk   (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)

0x00000020

◆ RCC_APB1RSTR_UART4RST_Msk

#define RCC_APB1RSTR_UART4RST_Msk   (0x1UL << RCC_APB1RSTR_UART4RST_Pos)

0x00080000

◆ RCC_APB1RSTR_UART5RST_Msk

#define RCC_APB1RSTR_UART5RST_Msk   (0x1UL << RCC_APB1RSTR_UART5RST_Pos)

0x00100000

◆ RCC_APB1RSTR_UART7RST_Msk

#define RCC_APB1RSTR_UART7RST_Msk   (0x1UL << RCC_APB1RSTR_UART7RST_Pos)

0x40000000

◆ RCC_APB1RSTR_UART8RST_Msk

#define RCC_APB1RSTR_UART8RST_Msk   (0x1UL << RCC_APB1RSTR_UART8RST_Pos)

0x80000000

◆ RCC_APB1RSTR_USART2RST_Msk

#define RCC_APB1RSTR_USART2RST_Msk   (0x1UL << RCC_APB1RSTR_USART2RST_Pos)

0x00020000

◆ RCC_APB1RSTR_USART3RST_Msk

#define RCC_APB1RSTR_USART3RST_Msk   (0x1UL << RCC_APB1RSTR_USART3RST_Pos)

0x00040000

◆ RCC_APB1RSTR_WWDGRST_Msk

#define RCC_APB1RSTR_WWDGRST_Msk   (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)

0x00000800

◆ RCC_APB2ENR_ADC1EN_Msk

#define RCC_APB2ENR_ADC1EN_Msk   (0x1UL << RCC_APB2ENR_ADC1EN_Pos)

0x00000100

◆ RCC_APB2ENR_ADC2EN_Msk

#define RCC_APB2ENR_ADC2EN_Msk   (0x1UL << RCC_APB2ENR_ADC2EN_Pos)

0x00000200

◆ RCC_APB2ENR_ADC3EN_Msk

#define RCC_APB2ENR_ADC3EN_Msk   (0x1UL << RCC_APB2ENR_ADC3EN_Pos)

0x00000400

◆ RCC_APB2ENR_DFSDM1EN_Msk

#define RCC_APB2ENR_DFSDM1EN_Msk   (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)

0x20000000

◆ RCC_APB2ENR_LTDCEN_Msk

#define RCC_APB2ENR_LTDCEN_Msk   (0x1UL << RCC_APB2ENR_LTDCEN_Pos)

0x04000000

◆ RCC_APB2ENR_MDIOEN_Msk

#define RCC_APB2ENR_MDIOEN_Msk   (0x1UL << RCC_APB2ENR_MDIOEN_Pos)

0x40000000

◆ RCC_APB2ENR_SAI1EN_Msk

#define RCC_APB2ENR_SAI1EN_Msk   (0x1UL << RCC_APB2ENR_SAI1EN_Pos)

0x00400000

◆ RCC_APB2ENR_SAI2EN_Msk

#define RCC_APB2ENR_SAI2EN_Msk   (0x1UL << RCC_APB2ENR_SAI2EN_Pos)

0x00800000

◆ RCC_APB2ENR_SDMMC1EN_Msk

#define RCC_APB2ENR_SDMMC1EN_Msk   (0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)

0x00000800

◆ RCC_APB2ENR_SDMMC2EN_Msk

#define RCC_APB2ENR_SDMMC2EN_Msk   (0x1UL << RCC_APB2ENR_SDMMC2EN_Pos)

0x00000080

◆ RCC_APB2ENR_SPI1EN_Msk

#define RCC_APB2ENR_SPI1EN_Msk   (0x1UL << RCC_APB2ENR_SPI1EN_Pos)

0x00001000

◆ RCC_APB2ENR_SPI4EN_Msk

#define RCC_APB2ENR_SPI4EN_Msk   (0x1UL << RCC_APB2ENR_SPI4EN_Pos)

0x00002000

◆ RCC_APB2ENR_SPI5EN_Msk

#define RCC_APB2ENR_SPI5EN_Msk   (0x1UL << RCC_APB2ENR_SPI5EN_Pos)

0x00100000

◆ RCC_APB2ENR_SPI6EN_Msk

#define RCC_APB2ENR_SPI6EN_Msk   (0x1UL << RCC_APB2ENR_SPI6EN_Pos)

0x00200000

◆ RCC_APB2ENR_SYSCFGEN_Msk

#define RCC_APB2ENR_SYSCFGEN_Msk   (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)

0x00004000

◆ RCC_APB2ENR_TIM10EN_Msk

#define RCC_APB2ENR_TIM10EN_Msk   (0x1UL << RCC_APB2ENR_TIM10EN_Pos)

0x00020000

◆ RCC_APB2ENR_TIM11EN_Msk

#define RCC_APB2ENR_TIM11EN_Msk   (0x1UL << RCC_APB2ENR_TIM11EN_Pos)

0x00040000

◆ RCC_APB2ENR_TIM1EN_Msk

#define RCC_APB2ENR_TIM1EN_Msk   (0x1UL << RCC_APB2ENR_TIM1EN_Pos)

0x00000001

◆ RCC_APB2ENR_TIM8EN_Msk

#define RCC_APB2ENR_TIM8EN_Msk   (0x1UL << RCC_APB2ENR_TIM8EN_Pos)

0x00000002

◆ RCC_APB2ENR_TIM9EN_Msk

#define RCC_APB2ENR_TIM9EN_Msk   (0x1UL << RCC_APB2ENR_TIM9EN_Pos)

0x00010000

◆ RCC_APB2ENR_USART1EN_Msk

#define RCC_APB2ENR_USART1EN_Msk   (0x1UL << RCC_APB2ENR_USART1EN_Pos)

0x00000010

◆ RCC_APB2ENR_USART6EN_Msk

#define RCC_APB2ENR_USART6EN_Msk   (0x1UL << RCC_APB2ENR_USART6EN_Pos)

0x00000020

◆ RCC_APB2LPENR_ADC1LPEN_Msk

#define RCC_APB2LPENR_ADC1LPEN_Msk   (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos)

0x00000100

◆ RCC_APB2LPENR_ADC2LPEN_Msk

#define RCC_APB2LPENR_ADC2LPEN_Msk   (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos)

0x00000200

◆ RCC_APB2LPENR_ADC3LPEN_Msk

#define RCC_APB2LPENR_ADC3LPEN_Msk   (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos)

0x00000400

◆ RCC_APB2LPENR_DFSDM1LPEN_Msk

#define RCC_APB2LPENR_DFSDM1LPEN_Msk   (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos)

0x20000000

◆ RCC_APB2LPENR_LTDCLPEN_Msk

#define RCC_APB2LPENR_LTDCLPEN_Msk   (0x1UL << RCC_APB2LPENR_LTDCLPEN_Pos)

0x04000000

◆ RCC_APB2LPENR_MDIOLPEN_Msk

#define RCC_APB2LPENR_MDIOLPEN_Msk   (0x1UL << RCC_APB2LPENR_MDIOLPEN_Pos)

0x40000000

◆ RCC_APB2LPENR_SAI1LPEN_Msk

#define RCC_APB2LPENR_SAI1LPEN_Msk   (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos)

0x00400000

◆ RCC_APB2LPENR_SAI2LPEN_Msk

#define RCC_APB2LPENR_SAI2LPEN_Msk   (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos)

0x00800000

◆ RCC_APB2LPENR_SDMMC1LPEN_Msk

#define RCC_APB2LPENR_SDMMC1LPEN_Msk   (0x1UL << RCC_APB2LPENR_SDMMC1LPEN_Pos)

0x00000800

◆ RCC_APB2LPENR_SDMMC2LPEN_Msk

#define RCC_APB2LPENR_SDMMC2LPEN_Msk   (0x1UL << RCC_APB2LPENR_SDMMC2LPEN_Pos)

0x00000080

◆ RCC_APB2LPENR_SPI1LPEN_Msk

#define RCC_APB2LPENR_SPI1LPEN_Msk   (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)

0x00001000

◆ RCC_APB2LPENR_SPI4LPEN_Msk

#define RCC_APB2LPENR_SPI4LPEN_Msk   (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos)

0x00002000

◆ RCC_APB2LPENR_SPI5LPEN_Msk

#define RCC_APB2LPENR_SPI5LPEN_Msk   (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos)

0x00100000

◆ RCC_APB2LPENR_SPI6LPEN_Msk

#define RCC_APB2LPENR_SPI6LPEN_Msk   (0x1UL << RCC_APB2LPENR_SPI6LPEN_Pos)

0x00200000

◆ RCC_APB2LPENR_SYSCFGLPEN_Msk

#define RCC_APB2LPENR_SYSCFGLPEN_Msk   (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos)

0x00004000

◆ RCC_APB2LPENR_TIM10LPEN_Msk

#define RCC_APB2LPENR_TIM10LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos)

0x00020000

◆ RCC_APB2LPENR_TIM11LPEN_Msk

#define RCC_APB2LPENR_TIM11LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos)

0x00040000

◆ RCC_APB2LPENR_TIM1LPEN_Msk

#define RCC_APB2LPENR_TIM1LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)

0x00000001

◆ RCC_APB2LPENR_TIM8LPEN_Msk

#define RCC_APB2LPENR_TIM8LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)

0x00000002

◆ RCC_APB2LPENR_TIM9LPEN_Msk

#define RCC_APB2LPENR_TIM9LPEN_Msk   (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos)

0x00010000

◆ RCC_APB2LPENR_USART1LPEN_Msk

#define RCC_APB2LPENR_USART1LPEN_Msk   (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)

0x00000010

◆ RCC_APB2LPENR_USART6LPEN_Msk

#define RCC_APB2LPENR_USART6LPEN_Msk   (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)

0x00000020

◆ RCC_APB2RSTR_ADCRST_Msk

#define RCC_APB2RSTR_ADCRST_Msk   (0x1UL << RCC_APB2RSTR_ADCRST_Pos)

0x00000100

◆ RCC_APB2RSTR_DFSDM1RST_Msk

#define RCC_APB2RSTR_DFSDM1RST_Msk   (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)

0x20000000

◆ RCC_APB2RSTR_LTDCRST_Msk

#define RCC_APB2RSTR_LTDCRST_Msk   (0x1UL << RCC_APB2RSTR_LTDCRST_Pos)

0x04000000

◆ RCC_APB2RSTR_MDIORST_Msk

#define RCC_APB2RSTR_MDIORST_Msk   (0x1UL << RCC_APB2RSTR_MDIORST_Pos)

0x40000000

◆ RCC_APB2RSTR_SAI1RST_Msk

#define RCC_APB2RSTR_SAI1RST_Msk   (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)

0x00400000

◆ RCC_APB2RSTR_SAI2RST_Msk

#define RCC_APB2RSTR_SAI2RST_Msk   (0x1UL << RCC_APB2RSTR_SAI2RST_Pos)

0x00800000

◆ RCC_APB2RSTR_SDMMC1RST_Msk

#define RCC_APB2RSTR_SDMMC1RST_Msk   (0x1UL << RCC_APB2RSTR_SDMMC1RST_Pos)

0x00000800

◆ RCC_APB2RSTR_SDMMC2RST_Msk

#define RCC_APB2RSTR_SDMMC2RST_Msk   (0x1UL << RCC_APB2RSTR_SDMMC2RST_Pos)

0x00000080

◆ RCC_APB2RSTR_SPI1RST_Msk

#define RCC_APB2RSTR_SPI1RST_Msk   (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)

0x00001000

◆ RCC_APB2RSTR_SPI4RST_Msk

#define RCC_APB2RSTR_SPI4RST_Msk   (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)

0x00002000

◆ RCC_APB2RSTR_SPI5RST_Msk

#define RCC_APB2RSTR_SPI5RST_Msk   (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)

0x00100000

◆ RCC_APB2RSTR_SPI6RST_Msk

#define RCC_APB2RSTR_SPI6RST_Msk   (0x1UL << RCC_APB2RSTR_SPI6RST_Pos)

0x00200000

◆ RCC_APB2RSTR_SYSCFGRST_Msk

#define RCC_APB2RSTR_SYSCFGRST_Msk   (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)

0x00004000

◆ RCC_APB2RSTR_TIM10RST_Msk

#define RCC_APB2RSTR_TIM10RST_Msk   (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)

0x00020000

◆ RCC_APB2RSTR_TIM11RST_Msk

#define RCC_APB2RSTR_TIM11RST_Msk   (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)

0x00040000

◆ RCC_APB2RSTR_TIM1RST_Msk

#define RCC_APB2RSTR_TIM1RST_Msk   (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)

0x00000001

◆ RCC_APB2RSTR_TIM8RST_Msk

#define RCC_APB2RSTR_TIM8RST_Msk   (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)

0x00000002

◆ RCC_APB2RSTR_TIM9RST_Msk

#define RCC_APB2RSTR_TIM9RST_Msk   (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)

0x00010000

◆ RCC_APB2RSTR_USART1RST_Msk

#define RCC_APB2RSTR_USART1RST_Msk   (0x1UL << RCC_APB2RSTR_USART1RST_Pos)

0x00000010

◆ RCC_APB2RSTR_USART6RST_Msk

#define RCC_APB2RSTR_USART6RST_Msk   (0x1UL << RCC_APB2RSTR_USART6RST_Pos)

0x00000020

◆ RCC_BDCR_BDRST_Msk

#define RCC_BDCR_BDRST_Msk   (0x1UL << RCC_BDCR_BDRST_Pos)

0x00010000

◆ RCC_BDCR_LSEBYP_Msk

#define RCC_BDCR_LSEBYP_Msk   (0x1UL << RCC_BDCR_LSEBYP_Pos)

0x00000004

◆ RCC_BDCR_LSEDRV_0

#define RCC_BDCR_LSEDRV_0   (0x1UL << RCC_BDCR_LSEDRV_Pos)

0x00000008

◆ RCC_BDCR_LSEDRV_1

#define RCC_BDCR_LSEDRV_1   (0x2UL << RCC_BDCR_LSEDRV_Pos)

0x00000010

◆ RCC_BDCR_LSEDRV_Msk

#define RCC_BDCR_LSEDRV_Msk   (0x3UL << RCC_BDCR_LSEDRV_Pos)

0x00000018

◆ RCC_BDCR_LSEON_Msk

#define RCC_BDCR_LSEON_Msk   (0x1UL << RCC_BDCR_LSEON_Pos)

0x00000001

◆ RCC_BDCR_LSERDY_Msk

#define RCC_BDCR_LSERDY_Msk   (0x1UL << RCC_BDCR_LSERDY_Pos)

0x00000002

◆ RCC_BDCR_RTCEN_Msk

#define RCC_BDCR_RTCEN_Msk   (0x1UL << RCC_BDCR_RTCEN_Pos)

0x00008000

◆ RCC_BDCR_RTCSEL_0

#define RCC_BDCR_RTCSEL_0   (0x1UL << RCC_BDCR_RTCSEL_Pos)

0x00000100

◆ RCC_BDCR_RTCSEL_1

#define RCC_BDCR_RTCSEL_1   (0x2UL << RCC_BDCR_RTCSEL_Pos)

0x00000200

◆ RCC_BDCR_RTCSEL_Msk

#define RCC_BDCR_RTCSEL_Msk   (0x3UL << RCC_BDCR_RTCSEL_Pos)

0x00000300

◆ RCC_CFGR_HPRE

#define RCC_CFGR_HPRE   RCC_CFGR_HPRE_Msk

HPRE[3:0] bits (AHB prescaler)

◆ RCC_CFGR_HPRE_0

#define RCC_CFGR_HPRE_0   (0x1UL << RCC_CFGR_HPRE_Pos)

0x00000010

◆ RCC_CFGR_HPRE_1

#define RCC_CFGR_HPRE_1   (0x2UL << RCC_CFGR_HPRE_Pos)

0x00000020

◆ RCC_CFGR_HPRE_2

#define RCC_CFGR_HPRE_2   (0x4UL << RCC_CFGR_HPRE_Pos)

0x00000040

◆ RCC_CFGR_HPRE_3

#define RCC_CFGR_HPRE_3   (0x8UL << RCC_CFGR_HPRE_Pos)

0x00000080

◆ RCC_CFGR_HPRE_DIV1

#define RCC_CFGR_HPRE_DIV1   0x00000000U

SYSCLK not divided

◆ RCC_CFGR_HPRE_DIV128

#define RCC_CFGR_HPRE_DIV128   0x000000D0U

SYSCLK divided by 128

◆ RCC_CFGR_HPRE_DIV16

#define RCC_CFGR_HPRE_DIV16   0x000000B0U

SYSCLK divided by 16

◆ RCC_CFGR_HPRE_DIV2

#define RCC_CFGR_HPRE_DIV2   0x00000080U

SYSCLK divided by 2

◆ RCC_CFGR_HPRE_DIV256

#define RCC_CFGR_HPRE_DIV256   0x000000E0U

SYSCLK divided by 256

◆ RCC_CFGR_HPRE_DIV4

#define RCC_CFGR_HPRE_DIV4   0x00000090U

SYSCLK divided by 4

◆ RCC_CFGR_HPRE_DIV512

#define RCC_CFGR_HPRE_DIV512   0x000000F0U

SYSCLK divided by 512 PPRE1 configuration

◆ RCC_CFGR_HPRE_DIV64

#define RCC_CFGR_HPRE_DIV64   0x000000C0U

SYSCLK divided by 64

◆ RCC_CFGR_HPRE_DIV8

#define RCC_CFGR_HPRE_DIV8   0x000000A0U

SYSCLK divided by 8

◆ RCC_CFGR_HPRE_Msk

#define RCC_CFGR_HPRE_Msk   (0xFUL << RCC_CFGR_HPRE_Pos)

0x000000F0

◆ RCC_CFGR_I2SSRC_Msk

#define RCC_CFGR_I2SSRC_Msk   (0x1UL << RCC_CFGR_I2SSRC_Pos)

0x00800000

◆ RCC_CFGR_MCO1_0

#define RCC_CFGR_MCO1_0   (0x1UL << RCC_CFGR_MCO1_Pos)

0x00200000

◆ RCC_CFGR_MCO1_1

#define RCC_CFGR_MCO1_1   (0x2UL << RCC_CFGR_MCO1_Pos)

0x00400000

◆ RCC_CFGR_MCO1_Msk

#define RCC_CFGR_MCO1_Msk   (0x3UL << RCC_CFGR_MCO1_Pos)

0x00600000

◆ RCC_CFGR_MCO1PRE_0

#define RCC_CFGR_MCO1PRE_0   (0x1UL << RCC_CFGR_MCO1PRE_Pos)

0x01000000

◆ RCC_CFGR_MCO1PRE_1

#define RCC_CFGR_MCO1PRE_1   (0x2UL << RCC_CFGR_MCO1PRE_Pos)

0x02000000

◆ RCC_CFGR_MCO1PRE_2

#define RCC_CFGR_MCO1PRE_2   (0x4UL << RCC_CFGR_MCO1PRE_Pos)

0x04000000

◆ RCC_CFGR_MCO1PRE_Msk

#define RCC_CFGR_MCO1PRE_Msk   (0x7UL << RCC_CFGR_MCO1PRE_Pos)

0x07000000

◆ RCC_CFGR_MCO2_0

#define RCC_CFGR_MCO2_0   (0x1UL << RCC_CFGR_MCO2_Pos)

0x40000000

◆ RCC_CFGR_MCO2_1

#define RCC_CFGR_MCO2_1   (0x2UL << RCC_CFGR_MCO2_Pos)

0x80000000

◆ RCC_CFGR_MCO2_Msk

#define RCC_CFGR_MCO2_Msk   (0x3UL << RCC_CFGR_MCO2_Pos)

0xC0000000

◆ RCC_CFGR_MCO2PRE_0

#define RCC_CFGR_MCO2PRE_0   (0x1UL << RCC_CFGR_MCO2PRE_Pos)

0x08000000

◆ RCC_CFGR_MCO2PRE_1

#define RCC_CFGR_MCO2PRE_1   (0x2UL << RCC_CFGR_MCO2PRE_Pos)

0x10000000

◆ RCC_CFGR_MCO2PRE_2

#define RCC_CFGR_MCO2PRE_2   (0x4UL << RCC_CFGR_MCO2PRE_Pos)

0x20000000

◆ RCC_CFGR_MCO2PRE_Msk

#define RCC_CFGR_MCO2PRE_Msk   (0x7UL << RCC_CFGR_MCO2PRE_Pos)

0x38000000

◆ RCC_CFGR_PPRE1

#define RCC_CFGR_PPRE1   RCC_CFGR_PPRE1_Msk

PRE1[2:0] bits (APB1 prescaler)

◆ RCC_CFGR_PPRE1_0

#define RCC_CFGR_PPRE1_0   (0x1UL << RCC_CFGR_PPRE1_Pos)

0x00000400

◆ RCC_CFGR_PPRE1_1

#define RCC_CFGR_PPRE1_1   (0x2UL << RCC_CFGR_PPRE1_Pos)

0x00000800

◆ RCC_CFGR_PPRE1_2

#define RCC_CFGR_PPRE1_2   (0x4UL << RCC_CFGR_PPRE1_Pos)

0x00001000

◆ RCC_CFGR_PPRE1_DIV1

#define RCC_CFGR_PPRE1_DIV1   0x00000000U

HCLK not divided

◆ RCC_CFGR_PPRE1_DIV16

#define RCC_CFGR_PPRE1_DIV16   0x00001C00U

HCLK divided by 16 PPRE2 configuration

◆ RCC_CFGR_PPRE1_DIV2

#define RCC_CFGR_PPRE1_DIV2   0x00001000U

HCLK divided by 2

◆ RCC_CFGR_PPRE1_DIV4

#define RCC_CFGR_PPRE1_DIV4   0x00001400U

HCLK divided by 4

◆ RCC_CFGR_PPRE1_DIV8

#define RCC_CFGR_PPRE1_DIV8   0x00001800U

HCLK divided by 8

◆ RCC_CFGR_PPRE1_Msk

#define RCC_CFGR_PPRE1_Msk   (0x7UL << RCC_CFGR_PPRE1_Pos)

0x00001C00

◆ RCC_CFGR_PPRE2

#define RCC_CFGR_PPRE2   RCC_CFGR_PPRE2_Msk

PRE2[2:0] bits (APB2 prescaler)

◆ RCC_CFGR_PPRE2_0

#define RCC_CFGR_PPRE2_0   (0x1UL << RCC_CFGR_PPRE2_Pos)

0x00002000

◆ RCC_CFGR_PPRE2_1

#define RCC_CFGR_PPRE2_1   (0x2UL << RCC_CFGR_PPRE2_Pos)

0x00004000

◆ RCC_CFGR_PPRE2_2

#define RCC_CFGR_PPRE2_2   (0x4UL << RCC_CFGR_PPRE2_Pos)

0x00008000

◆ RCC_CFGR_PPRE2_DIV1

#define RCC_CFGR_PPRE2_DIV1   0x00000000U

HCLK not divided

◆ RCC_CFGR_PPRE2_DIV16

#define RCC_CFGR_PPRE2_DIV16   0x0000E000U

HCLK divided by 16 RTCPRE configuration

◆ RCC_CFGR_PPRE2_DIV2

#define RCC_CFGR_PPRE2_DIV2   0x00008000U

HCLK divided by 2

◆ RCC_CFGR_PPRE2_DIV4

#define RCC_CFGR_PPRE2_DIV4   0x0000A000U

HCLK divided by 4

◆ RCC_CFGR_PPRE2_DIV8

#define RCC_CFGR_PPRE2_DIV8   0x0000C000U

HCLK divided by 8

◆ RCC_CFGR_PPRE2_Msk

#define RCC_CFGR_PPRE2_Msk   (0x7UL << RCC_CFGR_PPRE2_Pos)

0x0000E000

◆ RCC_CFGR_RTCPRE_0

#define RCC_CFGR_RTCPRE_0   (0x01UL << RCC_CFGR_RTCPRE_Pos)

0x00010000

◆ RCC_CFGR_RTCPRE_1

#define RCC_CFGR_RTCPRE_1   (0x02UL << RCC_CFGR_RTCPRE_Pos)

0x00020000

◆ RCC_CFGR_RTCPRE_2

#define RCC_CFGR_RTCPRE_2   (0x04UL << RCC_CFGR_RTCPRE_Pos)

0x00040000

◆ RCC_CFGR_RTCPRE_3

#define RCC_CFGR_RTCPRE_3   (0x08UL << RCC_CFGR_RTCPRE_Pos)

0x00080000

◆ RCC_CFGR_RTCPRE_4

#define RCC_CFGR_RTCPRE_4   (0x10UL << RCC_CFGR_RTCPRE_Pos)

0x00100000 MCO1 configuration

◆ RCC_CFGR_RTCPRE_Msk

#define RCC_CFGR_RTCPRE_Msk   (0x1FUL << RCC_CFGR_RTCPRE_Pos)

0x001F0000

◆ RCC_CFGR_SW

#define RCC_CFGR_SW   RCC_CFGR_SW_Msk

SW[1:0] bits (System clock Switch)

◆ RCC_CFGR_SW_0

#define RCC_CFGR_SW_0   (0x1UL << RCC_CFGR_SW_Pos)

0x00000001

◆ RCC_CFGR_SW_1

#define RCC_CFGR_SW_1   (0x2UL << RCC_CFGR_SW_Pos)

0x00000002

◆ RCC_CFGR_SW_HSE

#define RCC_CFGR_SW_HSE   0x00000001U

HSE selected as system clock

◆ RCC_CFGR_SW_HSI

#define RCC_CFGR_SW_HSI   0x00000000U

HSI selected as system clock

◆ RCC_CFGR_SW_Msk

#define RCC_CFGR_SW_Msk   (0x3UL << RCC_CFGR_SW_Pos)

0x00000003

◆ RCC_CFGR_SW_PLL

#define RCC_CFGR_SW_PLL   0x00000002U

PLL selected as system clock SWS configuration

◆ RCC_CFGR_SW_Pos

#define RCC_CFGR_SW_Pos   (0U)

< SW configuration

◆ RCC_CFGR_SWS

#define RCC_CFGR_SWS   RCC_CFGR_SWS_Msk

SWS[1:0] bits (System Clock Switch Status)

◆ RCC_CFGR_SWS_0

#define RCC_CFGR_SWS_0   (0x1UL << RCC_CFGR_SWS_Pos)

0x00000004

◆ RCC_CFGR_SWS_1

#define RCC_CFGR_SWS_1   (0x2UL << RCC_CFGR_SWS_Pos)

0x00000008

◆ RCC_CFGR_SWS_HSE

#define RCC_CFGR_SWS_HSE   0x00000004U

HSE oscillator used as system clock

◆ RCC_CFGR_SWS_HSI

#define RCC_CFGR_SWS_HSI   0x00000000U

HSI oscillator used as system clock

◆ RCC_CFGR_SWS_Msk

#define RCC_CFGR_SWS_Msk   (0x3UL << RCC_CFGR_SWS_Pos)

0x0000000C

◆ RCC_CFGR_SWS_PLL

#define RCC_CFGR_SWS_PLL   0x00000008U

PLL used as system clock HPRE configuration

◆ RCC_CIR_CSSC_Msk

#define RCC_CIR_CSSC_Msk   (0x1UL << RCC_CIR_CSSC_Pos)

0x00800000

◆ RCC_CIR_CSSF_Msk

#define RCC_CIR_CSSF_Msk   (0x1UL << RCC_CIR_CSSF_Pos)

0x00000080

◆ RCC_CIR_HSERDYC_Msk

#define RCC_CIR_HSERDYC_Msk   (0x1UL << RCC_CIR_HSERDYC_Pos)

0x00080000

◆ RCC_CIR_HSERDYF_Msk

#define RCC_CIR_HSERDYF_Msk   (0x1UL << RCC_CIR_HSERDYF_Pos)

0x00000008

◆ RCC_CIR_HSERDYIE_Msk

#define RCC_CIR_HSERDYIE_Msk   (0x1UL << RCC_CIR_HSERDYIE_Pos)

0x00000800

◆ RCC_CIR_HSIRDYC_Msk

#define RCC_CIR_HSIRDYC_Msk   (0x1UL << RCC_CIR_HSIRDYC_Pos)

0x00040000

◆ RCC_CIR_HSIRDYF_Msk

#define RCC_CIR_HSIRDYF_Msk   (0x1UL << RCC_CIR_HSIRDYF_Pos)

0x00000004

◆ RCC_CIR_HSIRDYIE_Msk

#define RCC_CIR_HSIRDYIE_Msk   (0x1UL << RCC_CIR_HSIRDYIE_Pos)

0x00000400

◆ RCC_CIR_LSERDYC_Msk

#define RCC_CIR_LSERDYC_Msk   (0x1UL << RCC_CIR_LSERDYC_Pos)

0x00020000

◆ RCC_CIR_LSERDYF_Msk

#define RCC_CIR_LSERDYF_Msk   (0x1UL << RCC_CIR_LSERDYF_Pos)

0x00000002

◆ RCC_CIR_LSERDYIE_Msk

#define RCC_CIR_LSERDYIE_Msk   (0x1UL << RCC_CIR_LSERDYIE_Pos)

0x00000200

◆ RCC_CIR_LSIRDYC_Msk

#define RCC_CIR_LSIRDYC_Msk   (0x1UL << RCC_CIR_LSIRDYC_Pos)

0x00010000

◆ RCC_CIR_LSIRDYF_Msk

#define RCC_CIR_LSIRDYF_Msk   (0x1UL << RCC_CIR_LSIRDYF_Pos)

0x00000001

◆ RCC_CIR_LSIRDYIE_Msk

#define RCC_CIR_LSIRDYIE_Msk   (0x1UL << RCC_CIR_LSIRDYIE_Pos)

0x00000100

◆ RCC_CIR_PLLI2SRDYC_Msk

#define RCC_CIR_PLLI2SRDYC_Msk   (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)

0x00200000

◆ RCC_CIR_PLLI2SRDYF_Msk

#define RCC_CIR_PLLI2SRDYF_Msk   (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)

0x00000020

◆ RCC_CIR_PLLI2SRDYIE_Msk

#define RCC_CIR_PLLI2SRDYIE_Msk   (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)

0x00002000

◆ RCC_CIR_PLLRDYC_Msk

#define RCC_CIR_PLLRDYC_Msk   (0x1UL << RCC_CIR_PLLRDYC_Pos)

0x00100000

◆ RCC_CIR_PLLRDYF_Msk

#define RCC_CIR_PLLRDYF_Msk   (0x1UL << RCC_CIR_PLLRDYF_Pos)

0x00000010

◆ RCC_CIR_PLLRDYIE_Msk

#define RCC_CIR_PLLRDYIE_Msk   (0x1UL << RCC_CIR_PLLRDYIE_Pos)

0x00001000

◆ RCC_CIR_PLLSAIRDYC_Msk

#define RCC_CIR_PLLSAIRDYC_Msk   (0x1UL << RCC_CIR_PLLSAIRDYC_Pos)

0x00400000

◆ RCC_CIR_PLLSAIRDYF_Msk

#define RCC_CIR_PLLSAIRDYF_Msk   (0x1UL << RCC_CIR_PLLSAIRDYF_Pos)

0x00000040

◆ RCC_CIR_PLLSAIRDYIE_Msk

#define RCC_CIR_PLLSAIRDYIE_Msk   (0x1UL << RCC_CIR_PLLSAIRDYIE_Pos)

0x00004000

◆ RCC_CR_CSSON_Msk

#define RCC_CR_CSSON_Msk   (0x1UL << RCC_CR_CSSON_Pos)

0x00080000

◆ RCC_CR_HSEBYP_Msk

#define RCC_CR_HSEBYP_Msk   (0x1UL << RCC_CR_HSEBYP_Pos)

0x00040000

◆ RCC_CR_HSEON_Msk

#define RCC_CR_HSEON_Msk   (0x1UL << RCC_CR_HSEON_Pos)

0x00010000

◆ RCC_CR_HSERDY_Msk

#define RCC_CR_HSERDY_Msk   (0x1UL << RCC_CR_HSERDY_Pos)

0x00020000

◆ RCC_CR_HSICAL_0

#define RCC_CR_HSICAL_0   (0x01UL << RCC_CR_HSICAL_Pos)

0x00000100

◆ RCC_CR_HSICAL_1

#define RCC_CR_HSICAL_1   (0x02UL << RCC_CR_HSICAL_Pos)

0x00000200

◆ RCC_CR_HSICAL_2

#define RCC_CR_HSICAL_2   (0x04UL << RCC_CR_HSICAL_Pos)

0x00000400

◆ RCC_CR_HSICAL_3

#define RCC_CR_HSICAL_3   (0x08UL << RCC_CR_HSICAL_Pos)

0x00000800

◆ RCC_CR_HSICAL_4

#define RCC_CR_HSICAL_4   (0x10UL << RCC_CR_HSICAL_Pos)

0x00001000

◆ RCC_CR_HSICAL_5

#define RCC_CR_HSICAL_5   (0x20UL << RCC_CR_HSICAL_Pos)

0x00002000

◆ RCC_CR_HSICAL_6

#define RCC_CR_HSICAL_6   (0x40UL << RCC_CR_HSICAL_Pos)

0x00004000

◆ RCC_CR_HSICAL_7

#define RCC_CR_HSICAL_7   (0x80UL << RCC_CR_HSICAL_Pos)

0x00008000

◆ RCC_CR_HSICAL_Msk

#define RCC_CR_HSICAL_Msk   (0xFFUL << RCC_CR_HSICAL_Pos)

0x0000FF00

◆ RCC_CR_HSION_Msk

#define RCC_CR_HSION_Msk   (0x1UL << RCC_CR_HSION_Pos)

0x00000001

◆ RCC_CR_HSIRDY_Msk

#define RCC_CR_HSIRDY_Msk   (0x1UL << RCC_CR_HSIRDY_Pos)

0x00000002

◆ RCC_CR_HSITRIM_0

#define RCC_CR_HSITRIM_0   (0x01UL << RCC_CR_HSITRIM_Pos)

0x00000008

◆ RCC_CR_HSITRIM_1

#define RCC_CR_HSITRIM_1   (0x02UL << RCC_CR_HSITRIM_Pos)

0x00000010

◆ RCC_CR_HSITRIM_2

#define RCC_CR_HSITRIM_2   (0x04UL << RCC_CR_HSITRIM_Pos)

0x00000020

◆ RCC_CR_HSITRIM_3

#define RCC_CR_HSITRIM_3   (0x08UL << RCC_CR_HSITRIM_Pos)

0x00000040

◆ RCC_CR_HSITRIM_4

#define RCC_CR_HSITRIM_4   (0x10UL << RCC_CR_HSITRIM_Pos)

0x00000080

◆ RCC_CR_HSITRIM_Msk

#define RCC_CR_HSITRIM_Msk   (0x1FUL << RCC_CR_HSITRIM_Pos)

0x000000F8

◆ RCC_CR_PLLI2SON_Msk

#define RCC_CR_PLLI2SON_Msk   (0x1UL << RCC_CR_PLLI2SON_Pos)

0x04000000

◆ RCC_CR_PLLI2SRDY_Msk

#define RCC_CR_PLLI2SRDY_Msk   (0x1UL << RCC_CR_PLLI2SRDY_Pos)

0x08000000

◆ RCC_CR_PLLON_Msk

#define RCC_CR_PLLON_Msk   (0x1UL << RCC_CR_PLLON_Pos)

0x01000000

◆ RCC_CR_PLLRDY_Msk

#define RCC_CR_PLLRDY_Msk   (0x1UL << RCC_CR_PLLRDY_Pos)

0x02000000

◆ RCC_CR_PLLSAION_Msk

#define RCC_CR_PLLSAION_Msk   (0x1UL << RCC_CR_PLLSAION_Pos)

0x10000000

◆ RCC_CR_PLLSAIRDY_Msk

#define RCC_CR_PLLSAIRDY_Msk   (0x1UL << RCC_CR_PLLSAIRDY_Pos)

0x20000000

◆ RCC_CSR_BORRSTF_Msk

#define RCC_CSR_BORRSTF_Msk   (0x1UL << RCC_CSR_BORRSTF_Pos)

0x02000000

◆ RCC_CSR_IWDGRSTF_Msk

#define RCC_CSR_IWDGRSTF_Msk   (0x1UL << RCC_CSR_IWDGRSTF_Pos)

0x20000000

◆ RCC_CSR_LPWRRSTF_Msk

#define RCC_CSR_LPWRRSTF_Msk   (0x1UL << RCC_CSR_LPWRRSTF_Pos)

0x80000000

◆ RCC_CSR_LSION_Msk

#define RCC_CSR_LSION_Msk   (0x1UL << RCC_CSR_LSION_Pos)

0x00000001

◆ RCC_CSR_LSIRDY_Msk

#define RCC_CSR_LSIRDY_Msk   (0x1UL << RCC_CSR_LSIRDY_Pos)

0x00000002

◆ RCC_CSR_PINRSTF_Msk

#define RCC_CSR_PINRSTF_Msk   (0x1UL << RCC_CSR_PINRSTF_Pos)

0x04000000

◆ RCC_CSR_PORRSTF_Msk

#define RCC_CSR_PORRSTF_Msk   (0x1UL << RCC_CSR_PORRSTF_Pos)

0x08000000

◆ RCC_CSR_RMVF_Msk

#define RCC_CSR_RMVF_Msk   (0x1UL << RCC_CSR_RMVF_Pos)

0x01000000

◆ RCC_CSR_SFTRSTF_Msk

#define RCC_CSR_SFTRSTF_Msk   (0x1UL << RCC_CSR_SFTRSTF_Pos)

0x10000000

◆ RCC_CSR_WWDGRSTF_Msk

#define RCC_CSR_WWDGRSTF_Msk   (0x1UL << RCC_CSR_WWDGRSTF_Pos)

0x40000000

◆ RCC_DCKCFGR1_ADFSDM1SEL_Msk

#define RCC_DCKCFGR1_ADFSDM1SEL_Msk   (0x1UL << RCC_DCKCFGR1_ADFSDM1SEL_Pos)

0x04000000

◆ RCC_DCKCFGR1_DFSDM1SEL_Msk

#define RCC_DCKCFGR1_DFSDM1SEL_Msk   (0x1UL << RCC_DCKCFGR1_DFSDM1SEL_Pos)

0x02000000

◆ RCC_DCKCFGR1_PLLI2SDIVQ_0

#define RCC_DCKCFGR1_PLLI2SDIVQ_0   (0x01UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)

0x00000001

◆ RCC_DCKCFGR1_PLLI2SDIVQ_1

#define RCC_DCKCFGR1_PLLI2SDIVQ_1   (0x02UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)

0x00000002

◆ RCC_DCKCFGR1_PLLI2SDIVQ_2

#define RCC_DCKCFGR1_PLLI2SDIVQ_2   (0x04UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)

0x00000004

◆ RCC_DCKCFGR1_PLLI2SDIVQ_3

#define RCC_DCKCFGR1_PLLI2SDIVQ_3   (0x08UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)

0x00000008

◆ RCC_DCKCFGR1_PLLI2SDIVQ_4

#define RCC_DCKCFGR1_PLLI2SDIVQ_4   (0x10UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)

0x00000010

◆ RCC_DCKCFGR1_PLLI2SDIVQ_Msk

#define RCC_DCKCFGR1_PLLI2SDIVQ_Msk   (0x1FUL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)

0x0000001F

◆ RCC_DCKCFGR1_PLLSAIDIVQ_0

#define RCC_DCKCFGR1_PLLSAIDIVQ_0   (0x01UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)

0x00000100

◆ RCC_DCKCFGR1_PLLSAIDIVQ_1

#define RCC_DCKCFGR1_PLLSAIDIVQ_1   (0x02UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)

0x00000200

◆ RCC_DCKCFGR1_PLLSAIDIVQ_2

#define RCC_DCKCFGR1_PLLSAIDIVQ_2   (0x04UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)

0x00000400

◆ RCC_DCKCFGR1_PLLSAIDIVQ_3

#define RCC_DCKCFGR1_PLLSAIDIVQ_3   (0x08UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)

0x00000800

◆ RCC_DCKCFGR1_PLLSAIDIVQ_4

#define RCC_DCKCFGR1_PLLSAIDIVQ_4   (0x10UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)

0x00001000

◆ RCC_DCKCFGR1_PLLSAIDIVQ_Msk

#define RCC_DCKCFGR1_PLLSAIDIVQ_Msk   (0x1FUL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)

0x00001F00

◆ RCC_DCKCFGR1_PLLSAIDIVR_0

#define RCC_DCKCFGR1_PLLSAIDIVR_0   (0x1UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)

0x00010000

◆ RCC_DCKCFGR1_PLLSAIDIVR_1

#define RCC_DCKCFGR1_PLLSAIDIVR_1   (0x2UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)

0x00020000

◆ RCC_DCKCFGR1_PLLSAIDIVR_Msk

#define RCC_DCKCFGR1_PLLSAIDIVR_Msk   (0x3UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)

0x00030000

◆ RCC_DCKCFGR1_SAI1SEL_0

#define RCC_DCKCFGR1_SAI1SEL_0   (0x1UL << RCC_DCKCFGR1_SAI1SEL_Pos)

0x00100000

◆ RCC_DCKCFGR1_SAI1SEL_1

#define RCC_DCKCFGR1_SAI1SEL_1   (0x2UL << RCC_DCKCFGR1_SAI1SEL_Pos)

0x00200000

◆ RCC_DCKCFGR1_SAI1SEL_Msk

#define RCC_DCKCFGR1_SAI1SEL_Msk   (0x3UL << RCC_DCKCFGR1_SAI1SEL_Pos)

0x00300000

◆ RCC_DCKCFGR1_SAI2SEL_0

#define RCC_DCKCFGR1_SAI2SEL_0   (0x1UL << RCC_DCKCFGR1_SAI2SEL_Pos)

0x00400000

◆ RCC_DCKCFGR1_SAI2SEL_1

#define RCC_DCKCFGR1_SAI2SEL_1   (0x2UL << RCC_DCKCFGR1_SAI2SEL_Pos)

0x00800000

◆ RCC_DCKCFGR1_SAI2SEL_Msk

#define RCC_DCKCFGR1_SAI2SEL_Msk   (0x3UL << RCC_DCKCFGR1_SAI2SEL_Pos)

0x00C00000

◆ RCC_DCKCFGR1_TIMPRE_Msk

#define RCC_DCKCFGR1_TIMPRE_Msk   (0x1UL << RCC_DCKCFGR1_TIMPRE_Pos)

0x01000000

◆ RCC_DCKCFGR2_CECSEL_Msk

#define RCC_DCKCFGR2_CECSEL_Msk   (0x1UL << RCC_DCKCFGR2_CECSEL_Pos)

0x04000000

◆ RCC_DCKCFGR2_CK48MSEL_Msk

#define RCC_DCKCFGR2_CK48MSEL_Msk   (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos)

0x08000000

◆ RCC_DCKCFGR2_I2C1SEL_0

#define RCC_DCKCFGR2_I2C1SEL_0   (0x1UL << RCC_DCKCFGR2_I2C1SEL_Pos)

0x00010000

◆ RCC_DCKCFGR2_I2C1SEL_1

#define RCC_DCKCFGR2_I2C1SEL_1   (0x2UL << RCC_DCKCFGR2_I2C1SEL_Pos)

0x00020000

◆ RCC_DCKCFGR2_I2C1SEL_Msk

#define RCC_DCKCFGR2_I2C1SEL_Msk   (0x3UL << RCC_DCKCFGR2_I2C1SEL_Pos)

0x00030000

◆ RCC_DCKCFGR2_I2C2SEL_0

#define RCC_DCKCFGR2_I2C2SEL_0   (0x1UL << RCC_DCKCFGR2_I2C2SEL_Pos)

0x00040000

◆ RCC_DCKCFGR2_I2C2SEL_1

#define RCC_DCKCFGR2_I2C2SEL_1   (0x2UL << RCC_DCKCFGR2_I2C2SEL_Pos)

0x00080000

◆ RCC_DCKCFGR2_I2C2SEL_Msk

#define RCC_DCKCFGR2_I2C2SEL_Msk   (0x3UL << RCC_DCKCFGR2_I2C2SEL_Pos)

0x000C0000

◆ RCC_DCKCFGR2_I2C3SEL_0

#define RCC_DCKCFGR2_I2C3SEL_0   (0x1UL << RCC_DCKCFGR2_I2C3SEL_Pos)

0x00100000

◆ RCC_DCKCFGR2_I2C3SEL_1

#define RCC_DCKCFGR2_I2C3SEL_1   (0x2UL << RCC_DCKCFGR2_I2C3SEL_Pos)

0x00200000

◆ RCC_DCKCFGR2_I2C3SEL_Msk

#define RCC_DCKCFGR2_I2C3SEL_Msk   (0x3UL << RCC_DCKCFGR2_I2C3SEL_Pos)

0x00300000

◆ RCC_DCKCFGR2_I2C4SEL_0

#define RCC_DCKCFGR2_I2C4SEL_0   (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos)

0x00400000

◆ RCC_DCKCFGR2_I2C4SEL_1

#define RCC_DCKCFGR2_I2C4SEL_1   (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos)

0x00800000

◆ RCC_DCKCFGR2_I2C4SEL_Msk

#define RCC_DCKCFGR2_I2C4SEL_Msk   (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos)

0x00C00000

◆ RCC_DCKCFGR2_LPTIM1SEL_0

#define RCC_DCKCFGR2_LPTIM1SEL_0   (0x1UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)

0x01000000

◆ RCC_DCKCFGR2_LPTIM1SEL_1

#define RCC_DCKCFGR2_LPTIM1SEL_1   (0x2UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)

0x02000000

◆ RCC_DCKCFGR2_LPTIM1SEL_Msk

#define RCC_DCKCFGR2_LPTIM1SEL_Msk   (0x3UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)

0x03000000

◆ RCC_DCKCFGR2_SDMMC1SEL_Msk

#define RCC_DCKCFGR2_SDMMC1SEL_Msk   (0x1UL << RCC_DCKCFGR2_SDMMC1SEL_Pos)

0x10000000

◆ RCC_DCKCFGR2_SDMMC2SEL_Msk

#define RCC_DCKCFGR2_SDMMC2SEL_Msk   (0x1UL << RCC_DCKCFGR2_SDMMC2SEL_Pos)

0x20000000

◆ RCC_DCKCFGR2_UART4SEL_0

#define RCC_DCKCFGR2_UART4SEL_0   (0x1UL << RCC_DCKCFGR2_UART4SEL_Pos)

0x00000040

◆ RCC_DCKCFGR2_UART4SEL_1

#define RCC_DCKCFGR2_UART4SEL_1   (0x2UL << RCC_DCKCFGR2_UART4SEL_Pos)

0x00000080

◆ RCC_DCKCFGR2_UART4SEL_Msk

#define RCC_DCKCFGR2_UART4SEL_Msk   (0x3UL << RCC_DCKCFGR2_UART4SEL_Pos)

0x000000C0

◆ RCC_DCKCFGR2_UART5SEL_0

#define RCC_DCKCFGR2_UART5SEL_0   (0x1UL << RCC_DCKCFGR2_UART5SEL_Pos)

0x00000100

◆ RCC_DCKCFGR2_UART5SEL_1

#define RCC_DCKCFGR2_UART5SEL_1   (0x2UL << RCC_DCKCFGR2_UART5SEL_Pos)

0x00000200

◆ RCC_DCKCFGR2_UART5SEL_Msk

#define RCC_DCKCFGR2_UART5SEL_Msk   (0x3UL << RCC_DCKCFGR2_UART5SEL_Pos)

0x00000300

◆ RCC_DCKCFGR2_UART7SEL_0

#define RCC_DCKCFGR2_UART7SEL_0   (0x1UL << RCC_DCKCFGR2_UART7SEL_Pos)

0x00001000

◆ RCC_DCKCFGR2_UART7SEL_1

#define RCC_DCKCFGR2_UART7SEL_1   (0x2UL << RCC_DCKCFGR2_UART7SEL_Pos)

0x00002000

◆ RCC_DCKCFGR2_UART7SEL_Msk

#define RCC_DCKCFGR2_UART7SEL_Msk   (0x3UL << RCC_DCKCFGR2_UART7SEL_Pos)

0x00003000

◆ RCC_DCKCFGR2_UART8SEL_0

#define RCC_DCKCFGR2_UART8SEL_0   (0x1UL << RCC_DCKCFGR2_UART8SEL_Pos)

0x00004000

◆ RCC_DCKCFGR2_UART8SEL_1

#define RCC_DCKCFGR2_UART8SEL_1   (0x2UL << RCC_DCKCFGR2_UART8SEL_Pos)

0x00008000

◆ RCC_DCKCFGR2_UART8SEL_Msk

#define RCC_DCKCFGR2_UART8SEL_Msk   (0x3UL << RCC_DCKCFGR2_UART8SEL_Pos)

0x0000C000

◆ RCC_DCKCFGR2_USART1SEL_0

#define RCC_DCKCFGR2_USART1SEL_0   (0x1UL << RCC_DCKCFGR2_USART1SEL_Pos)

0x00000001

◆ RCC_DCKCFGR2_USART1SEL_1

#define RCC_DCKCFGR2_USART1SEL_1   (0x2UL << RCC_DCKCFGR2_USART1SEL_Pos)

0x00000002

◆ RCC_DCKCFGR2_USART1SEL_Msk

#define RCC_DCKCFGR2_USART1SEL_Msk   (0x3UL << RCC_DCKCFGR2_USART1SEL_Pos)

0x00000003

◆ RCC_DCKCFGR2_USART2SEL_0

#define RCC_DCKCFGR2_USART2SEL_0   (0x1UL << RCC_DCKCFGR2_USART2SEL_Pos)

0x00000004

◆ RCC_DCKCFGR2_USART2SEL_1

#define RCC_DCKCFGR2_USART2SEL_1   (0x2UL << RCC_DCKCFGR2_USART2SEL_Pos)

0x00000008

◆ RCC_DCKCFGR2_USART2SEL_Msk

#define RCC_DCKCFGR2_USART2SEL_Msk   (0x3UL << RCC_DCKCFGR2_USART2SEL_Pos)

0x0000000C

◆ RCC_DCKCFGR2_USART3SEL_0

#define RCC_DCKCFGR2_USART3SEL_0   (0x1UL << RCC_DCKCFGR2_USART3SEL_Pos)

0x00000010

◆ RCC_DCKCFGR2_USART3SEL_1

#define RCC_DCKCFGR2_USART3SEL_1   (0x2UL << RCC_DCKCFGR2_USART3SEL_Pos)

0x00000020

◆ RCC_DCKCFGR2_USART3SEL_Msk

#define RCC_DCKCFGR2_USART3SEL_Msk   (0x3UL << RCC_DCKCFGR2_USART3SEL_Pos)

0x00000030

◆ RCC_DCKCFGR2_USART6SEL_0

#define RCC_DCKCFGR2_USART6SEL_0   (0x1UL << RCC_DCKCFGR2_USART6SEL_Pos)

0x00000400

◆ RCC_DCKCFGR2_USART6SEL_1

#define RCC_DCKCFGR2_USART6SEL_1   (0x2UL << RCC_DCKCFGR2_USART6SEL_Pos)

0x00000800

◆ RCC_DCKCFGR2_USART6SEL_Msk

#define RCC_DCKCFGR2_USART6SEL_Msk   (0x3UL << RCC_DCKCFGR2_USART6SEL_Pos)

0x00000C00

◆ RCC_PLLCFGR_PLLM_0

#define RCC_PLLCFGR_PLLM_0   (0x01UL << RCC_PLLCFGR_PLLM_Pos)

0x00000001

◆ RCC_PLLCFGR_PLLM_1

#define RCC_PLLCFGR_PLLM_1   (0x02UL << RCC_PLLCFGR_PLLM_Pos)

0x00000002

◆ RCC_PLLCFGR_PLLM_2

#define RCC_PLLCFGR_PLLM_2   (0x04UL << RCC_PLLCFGR_PLLM_Pos)

0x00000004

◆ RCC_PLLCFGR_PLLM_3

#define RCC_PLLCFGR_PLLM_3   (0x08UL << RCC_PLLCFGR_PLLM_Pos)

0x00000008

◆ RCC_PLLCFGR_PLLM_4

#define RCC_PLLCFGR_PLLM_4   (0x10UL << RCC_PLLCFGR_PLLM_Pos)

0x00000010

◆ RCC_PLLCFGR_PLLM_5

#define RCC_PLLCFGR_PLLM_5   (0x20UL << RCC_PLLCFGR_PLLM_Pos)

0x00000020

◆ RCC_PLLCFGR_PLLM_Msk

#define RCC_PLLCFGR_PLLM_Msk   (0x3FUL << RCC_PLLCFGR_PLLM_Pos)

0x0000003F

◆ RCC_PLLCFGR_PLLN_0

#define RCC_PLLCFGR_PLLN_0   (0x001UL << RCC_PLLCFGR_PLLN_Pos)

0x00000040

◆ RCC_PLLCFGR_PLLN_1

#define RCC_PLLCFGR_PLLN_1   (0x002UL << RCC_PLLCFGR_PLLN_Pos)

0x00000080

◆ RCC_PLLCFGR_PLLN_2

#define RCC_PLLCFGR_PLLN_2   (0x004UL << RCC_PLLCFGR_PLLN_Pos)

0x00000100

◆ RCC_PLLCFGR_PLLN_3

#define RCC_PLLCFGR_PLLN_3   (0x008UL << RCC_PLLCFGR_PLLN_Pos)

0x00000200

◆ RCC_PLLCFGR_PLLN_4

#define RCC_PLLCFGR_PLLN_4   (0x010UL << RCC_PLLCFGR_PLLN_Pos)

0x00000400

◆ RCC_PLLCFGR_PLLN_5

#define RCC_PLLCFGR_PLLN_5   (0x020UL << RCC_PLLCFGR_PLLN_Pos)

0x00000800

◆ RCC_PLLCFGR_PLLN_6

#define RCC_PLLCFGR_PLLN_6   (0x040UL << RCC_PLLCFGR_PLLN_Pos)

0x00001000

◆ RCC_PLLCFGR_PLLN_7

#define RCC_PLLCFGR_PLLN_7   (0x080UL << RCC_PLLCFGR_PLLN_Pos)

0x00002000

◆ RCC_PLLCFGR_PLLN_8

#define RCC_PLLCFGR_PLLN_8   (0x100UL << RCC_PLLCFGR_PLLN_Pos)

0x00004000

◆ RCC_PLLCFGR_PLLN_Msk

#define RCC_PLLCFGR_PLLN_Msk   (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)

0x00007FC0

◆ RCC_PLLCFGR_PLLP_0

#define RCC_PLLCFGR_PLLP_0   (0x1UL << RCC_PLLCFGR_PLLP_Pos)

0x00010000

◆ RCC_PLLCFGR_PLLP_1

#define RCC_PLLCFGR_PLLP_1   (0x2UL << RCC_PLLCFGR_PLLP_Pos)

0x00020000

◆ RCC_PLLCFGR_PLLP_Msk

#define RCC_PLLCFGR_PLLP_Msk   (0x3UL << RCC_PLLCFGR_PLLP_Pos)

0x00030000

◆ RCC_PLLCFGR_PLLQ_0

#define RCC_PLLCFGR_PLLQ_0   (0x1UL << RCC_PLLCFGR_PLLQ_Pos)

0x01000000

◆ RCC_PLLCFGR_PLLQ_1

#define RCC_PLLCFGR_PLLQ_1   (0x2UL << RCC_PLLCFGR_PLLQ_Pos)

0x02000000

◆ RCC_PLLCFGR_PLLQ_2

#define RCC_PLLCFGR_PLLQ_2   (0x4UL << RCC_PLLCFGR_PLLQ_Pos)

0x04000000

◆ RCC_PLLCFGR_PLLQ_3

#define RCC_PLLCFGR_PLLQ_3   (0x8UL << RCC_PLLCFGR_PLLQ_Pos)

0x08000000

◆ RCC_PLLCFGR_PLLQ_Msk

#define RCC_PLLCFGR_PLLQ_Msk   (0xFUL << RCC_PLLCFGR_PLLQ_Pos)

0x0F000000

◆ RCC_PLLCFGR_PLLR_0

#define RCC_PLLCFGR_PLLR_0   (0x1UL << RCC_PLLCFGR_PLLR_Pos)

0x10000000

◆ RCC_PLLCFGR_PLLR_1

#define RCC_PLLCFGR_PLLR_1   (0x2UL << RCC_PLLCFGR_PLLR_Pos)

0x20000000

◆ RCC_PLLCFGR_PLLR_2

#define RCC_PLLCFGR_PLLR_2   (0x4UL << RCC_PLLCFGR_PLLR_Pos)

0x40000000

◆ RCC_PLLCFGR_PLLR_Msk

#define RCC_PLLCFGR_PLLR_Msk   (0x7UL << RCC_PLLCFGR_PLLR_Pos)

0x70000000

◆ RCC_PLLCFGR_PLLSRC_HSE_Msk

#define RCC_PLLCFGR_PLLSRC_HSE_Msk   (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)

0x00400000

◆ RCC_PLLCFGR_PLLSRC_Msk

#define RCC_PLLCFGR_PLLSRC_Msk   (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)

0x00400000

◆ RCC_PLLI2SCFGR_PLLI2SN_0

#define RCC_PLLI2SCFGR_PLLI2SN_0   (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00000040

◆ RCC_PLLI2SCFGR_PLLI2SN_1

#define RCC_PLLI2SCFGR_PLLI2SN_1   (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00000080

◆ RCC_PLLI2SCFGR_PLLI2SN_2

#define RCC_PLLI2SCFGR_PLLI2SN_2   (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00000100

◆ RCC_PLLI2SCFGR_PLLI2SN_3

#define RCC_PLLI2SCFGR_PLLI2SN_3   (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00000200

◆ RCC_PLLI2SCFGR_PLLI2SN_4

#define RCC_PLLI2SCFGR_PLLI2SN_4   (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00000400

◆ RCC_PLLI2SCFGR_PLLI2SN_5

#define RCC_PLLI2SCFGR_PLLI2SN_5   (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00000800

◆ RCC_PLLI2SCFGR_PLLI2SN_6

#define RCC_PLLI2SCFGR_PLLI2SN_6   (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00001000

◆ RCC_PLLI2SCFGR_PLLI2SN_7

#define RCC_PLLI2SCFGR_PLLI2SN_7   (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00002000

◆ RCC_PLLI2SCFGR_PLLI2SN_8

#define RCC_PLLI2SCFGR_PLLI2SN_8   (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00004000

◆ RCC_PLLI2SCFGR_PLLI2SN_Msk

#define RCC_PLLI2SCFGR_PLLI2SN_Msk   (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)

0x00007FC0

◆ RCC_PLLI2SCFGR_PLLI2SP_0

#define RCC_PLLI2SCFGR_PLLI2SP_0   (0x1UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)

0x00010000

◆ RCC_PLLI2SCFGR_PLLI2SP_1

#define RCC_PLLI2SCFGR_PLLI2SP_1   (0x2UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)

0x00020000

◆ RCC_PLLI2SCFGR_PLLI2SP_Msk

#define RCC_PLLI2SCFGR_PLLI2SP_Msk   (0x3UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)

0x00030000

◆ RCC_PLLI2SCFGR_PLLI2SQ_0

#define RCC_PLLI2SCFGR_PLLI2SQ_0   (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)

0x01000000

◆ RCC_PLLI2SCFGR_PLLI2SQ_1

#define RCC_PLLI2SCFGR_PLLI2SQ_1   (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)

0x02000000

◆ RCC_PLLI2SCFGR_PLLI2SQ_2

#define RCC_PLLI2SCFGR_PLLI2SQ_2   (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)

0x04000000

◆ RCC_PLLI2SCFGR_PLLI2SQ_3

#define RCC_PLLI2SCFGR_PLLI2SQ_3   (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)

0x08000000

◆ RCC_PLLI2SCFGR_PLLI2SQ_Msk

#define RCC_PLLI2SCFGR_PLLI2SQ_Msk   (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)

0x0F000000

◆ RCC_PLLI2SCFGR_PLLI2SR_0

#define RCC_PLLI2SCFGR_PLLI2SR_0   (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)

0x10000000

◆ RCC_PLLI2SCFGR_PLLI2SR_1

#define RCC_PLLI2SCFGR_PLLI2SR_1   (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)

0x20000000

◆ RCC_PLLI2SCFGR_PLLI2SR_2

#define RCC_PLLI2SCFGR_PLLI2SR_2   (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)

0x40000000

◆ RCC_PLLI2SCFGR_PLLI2SR_Msk

#define RCC_PLLI2SCFGR_PLLI2SR_Msk   (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)

0x70000000

◆ RCC_PLLSAICFGR_PLLSAIN_0

#define RCC_PLLSAICFGR_PLLSAIN_0   (0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00000040

◆ RCC_PLLSAICFGR_PLLSAIN_1

#define RCC_PLLSAICFGR_PLLSAIN_1   (0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00000080

◆ RCC_PLLSAICFGR_PLLSAIN_2

#define RCC_PLLSAICFGR_PLLSAIN_2   (0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00000100

◆ RCC_PLLSAICFGR_PLLSAIN_3

#define RCC_PLLSAICFGR_PLLSAIN_3   (0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00000200

◆ RCC_PLLSAICFGR_PLLSAIN_4

#define RCC_PLLSAICFGR_PLLSAIN_4   (0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00000400

◆ RCC_PLLSAICFGR_PLLSAIN_5

#define RCC_PLLSAICFGR_PLLSAIN_5   (0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00000800

◆ RCC_PLLSAICFGR_PLLSAIN_6

#define RCC_PLLSAICFGR_PLLSAIN_6   (0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00001000

◆ RCC_PLLSAICFGR_PLLSAIN_7

#define RCC_PLLSAICFGR_PLLSAIN_7   (0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00002000

◆ RCC_PLLSAICFGR_PLLSAIN_8

#define RCC_PLLSAICFGR_PLLSAIN_8   (0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00004000

◆ RCC_PLLSAICFGR_PLLSAIN_Msk

#define RCC_PLLSAICFGR_PLLSAIN_Msk   (0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos)

0x00007FC0

◆ RCC_PLLSAICFGR_PLLSAIP_0

#define RCC_PLLSAICFGR_PLLSAIP_0   (0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos)

0x00010000

◆ RCC_PLLSAICFGR_PLLSAIP_1

#define RCC_PLLSAICFGR_PLLSAIP_1   (0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos)

0x00020000

◆ RCC_PLLSAICFGR_PLLSAIP_Msk

#define RCC_PLLSAICFGR_PLLSAIP_Msk   (0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos)

0x00030000

◆ RCC_PLLSAICFGR_PLLSAIQ_0

#define RCC_PLLSAICFGR_PLLSAIQ_0   (0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)

0x01000000

◆ RCC_PLLSAICFGR_PLLSAIQ_1

#define RCC_PLLSAICFGR_PLLSAIQ_1   (0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)

0x02000000

◆ RCC_PLLSAICFGR_PLLSAIQ_2

#define RCC_PLLSAICFGR_PLLSAIQ_2   (0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)

0x04000000

◆ RCC_PLLSAICFGR_PLLSAIQ_3

#define RCC_PLLSAICFGR_PLLSAIQ_3   (0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)

0x08000000

◆ RCC_PLLSAICFGR_PLLSAIQ_Msk

#define RCC_PLLSAICFGR_PLLSAIQ_Msk   (0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos)

0x0F000000

◆ RCC_PLLSAICFGR_PLLSAIR_0

#define RCC_PLLSAICFGR_PLLSAIR_0   (0x1UL << RCC_PLLSAICFGR_PLLSAIR_Pos)

0x10000000

◆ RCC_PLLSAICFGR_PLLSAIR_1

#define RCC_PLLSAICFGR_PLLSAIR_1   (0x2UL << RCC_PLLSAICFGR_PLLSAIR_Pos)

0x20000000

◆ RCC_PLLSAICFGR_PLLSAIR_2

#define RCC_PLLSAICFGR_PLLSAIR_2   (0x4UL << RCC_PLLSAICFGR_PLLSAIR_Pos)

0x40000000

◆ RCC_PLLSAICFGR_PLLSAIR_Msk

#define RCC_PLLSAICFGR_PLLSAIR_Msk   (0x7UL << RCC_PLLSAICFGR_PLLSAIR_Pos)

0x70000000

◆ RCC_SSCGR_INCSTEP_Msk

#define RCC_SSCGR_INCSTEP_Msk   (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)

0x0FFFE000

◆ RCC_SSCGR_MODPER_Msk

#define RCC_SSCGR_MODPER_Msk   (0x1FFFUL << RCC_SSCGR_MODPER_Pos)

0x00001FFF

◆ RCC_SSCGR_SPREADSEL_Msk

#define RCC_SSCGR_SPREADSEL_Msk   (0x1UL << RCC_SSCGR_SPREADSEL_Pos)

0x40000000

◆ RCC_SSCGR_SSCGEN_Msk

#define RCC_SSCGR_SSCGEN_Msk   (0x1UL << RCC_SSCGR_SSCGEN_Pos)

0x80000000

◆ RNG_CR_IE_Msk

#define RNG_CR_IE_Msk   (0x1UL << RNG_CR_IE_Pos)

0x00000008

◆ RNG_CR_RNGEN_Msk

#define RNG_CR_RNGEN_Msk   (0x1UL << RNG_CR_RNGEN_Pos)

0x00000004

◆ RNG_SR_CECS_Msk

#define RNG_SR_CECS_Msk   (0x1UL << RNG_SR_CECS_Pos)

0x00000002

◆ RNG_SR_CEIS_Msk

#define RNG_SR_CEIS_Msk   (0x1UL << RNG_SR_CEIS_Pos)

0x00000020

◆ RNG_SR_DRDY_Msk

#define RNG_SR_DRDY_Msk   (0x1UL << RNG_SR_DRDY_Pos)

0x00000001

◆ RNG_SR_SECS_Msk

#define RNG_SR_SECS_Msk   (0x1UL << RNG_SR_SECS_Pos)

0x00000004

◆ RNG_SR_SEIS_Msk

#define RNG_SR_SEIS_Msk   (0x1UL << RNG_SR_SEIS_Pos)

0x00000040

◆ RTC_ALRMAR_DT_0

#define RTC_ALRMAR_DT_0   (0x1UL << RTC_ALRMAR_DT_Pos)

0x10000000

◆ RTC_ALRMAR_DT_1

#define RTC_ALRMAR_DT_1   (0x2UL << RTC_ALRMAR_DT_Pos)

0x20000000

◆ RTC_ALRMAR_DT_Msk

#define RTC_ALRMAR_DT_Msk   (0x3UL << RTC_ALRMAR_DT_Pos)

0x30000000

◆ RTC_ALRMAR_DU_0

#define RTC_ALRMAR_DU_0   (0x1UL << RTC_ALRMAR_DU_Pos)

0x01000000

◆ RTC_ALRMAR_DU_1

#define RTC_ALRMAR_DU_1   (0x2UL << RTC_ALRMAR_DU_Pos)

0x02000000

◆ RTC_ALRMAR_DU_2

#define RTC_ALRMAR_DU_2   (0x4UL << RTC_ALRMAR_DU_Pos)

0x04000000

◆ RTC_ALRMAR_DU_3

#define RTC_ALRMAR_DU_3   (0x8UL << RTC_ALRMAR_DU_Pos)

0x08000000

◆ RTC_ALRMAR_DU_Msk

#define RTC_ALRMAR_DU_Msk   (0xFUL << RTC_ALRMAR_DU_Pos)

0x0F000000

◆ RTC_ALRMAR_HT_0

#define RTC_ALRMAR_HT_0   (0x1UL << RTC_ALRMAR_HT_Pos)

0x00100000

◆ RTC_ALRMAR_HT_1

#define RTC_ALRMAR_HT_1   (0x2UL << RTC_ALRMAR_HT_Pos)

0x00200000

◆ RTC_ALRMAR_HT_Msk

#define RTC_ALRMAR_HT_Msk   (0x3UL << RTC_ALRMAR_HT_Pos)

0x00300000

◆ RTC_ALRMAR_HU_0

#define RTC_ALRMAR_HU_0   (0x1UL << RTC_ALRMAR_HU_Pos)

0x00010000

◆ RTC_ALRMAR_HU_1

#define RTC_ALRMAR_HU_1   (0x2UL << RTC_ALRMAR_HU_Pos)

0x00020000

◆ RTC_ALRMAR_HU_2

#define RTC_ALRMAR_HU_2   (0x4UL << RTC_ALRMAR_HU_Pos)

0x00040000

◆ RTC_ALRMAR_HU_3

#define RTC_ALRMAR_HU_3   (0x8UL << RTC_ALRMAR_HU_Pos)

0x00080000

◆ RTC_ALRMAR_HU_Msk

#define RTC_ALRMAR_HU_Msk   (0xFUL << RTC_ALRMAR_HU_Pos)

0x000F0000

◆ RTC_ALRMAR_MNT_0

#define RTC_ALRMAR_MNT_0   (0x1UL << RTC_ALRMAR_MNT_Pos)

0x00001000

◆ RTC_ALRMAR_MNT_1

#define RTC_ALRMAR_MNT_1   (0x2UL << RTC_ALRMAR_MNT_Pos)

0x00002000

◆ RTC_ALRMAR_MNT_2

#define RTC_ALRMAR_MNT_2   (0x4UL << RTC_ALRMAR_MNT_Pos)

0x00004000

◆ RTC_ALRMAR_MNT_Msk

#define RTC_ALRMAR_MNT_Msk   (0x7UL << RTC_ALRMAR_MNT_Pos)

0x00007000

◆ RTC_ALRMAR_MNU_0

#define RTC_ALRMAR_MNU_0   (0x1UL << RTC_ALRMAR_MNU_Pos)

0x00000100

◆ RTC_ALRMAR_MNU_1

#define RTC_ALRMAR_MNU_1   (0x2UL << RTC_ALRMAR_MNU_Pos)

0x00000200

◆ RTC_ALRMAR_MNU_2

#define RTC_ALRMAR_MNU_2   (0x4UL << RTC_ALRMAR_MNU_Pos)

0x00000400

◆ RTC_ALRMAR_MNU_3

#define RTC_ALRMAR_MNU_3   (0x8UL << RTC_ALRMAR_MNU_Pos)

0x00000800

◆ RTC_ALRMAR_MNU_Msk

#define RTC_ALRMAR_MNU_Msk   (0xFUL << RTC_ALRMAR_MNU_Pos)

0x00000F00

◆ RTC_ALRMAR_MSK1_Msk

#define RTC_ALRMAR_MSK1_Msk   (0x1UL << RTC_ALRMAR_MSK1_Pos)

0x00000080

◆ RTC_ALRMAR_MSK2_Msk

#define RTC_ALRMAR_MSK2_Msk   (0x1UL << RTC_ALRMAR_MSK2_Pos)

0x00008000

◆ RTC_ALRMAR_MSK3_Msk

#define RTC_ALRMAR_MSK3_Msk   (0x1UL << RTC_ALRMAR_MSK3_Pos)

0x00800000

◆ RTC_ALRMAR_MSK4_Msk

#define RTC_ALRMAR_MSK4_Msk   (0x1UL << RTC_ALRMAR_MSK4_Pos)

0x80000000

◆ RTC_ALRMAR_PM_Msk

#define RTC_ALRMAR_PM_Msk   (0x1UL << RTC_ALRMAR_PM_Pos)

0x00400000

◆ RTC_ALRMAR_ST_0

#define RTC_ALRMAR_ST_0   (0x1UL << RTC_ALRMAR_ST_Pos)

0x00000010

◆ RTC_ALRMAR_ST_1

#define RTC_ALRMAR_ST_1   (0x2UL << RTC_ALRMAR_ST_Pos)

0x00000020

◆ RTC_ALRMAR_ST_2

#define RTC_ALRMAR_ST_2   (0x4UL << RTC_ALRMAR_ST_Pos)

0x00000040

◆ RTC_ALRMAR_ST_Msk

#define RTC_ALRMAR_ST_Msk   (0x7UL << RTC_ALRMAR_ST_Pos)

0x00000070

◆ RTC_ALRMAR_SU_0

#define RTC_ALRMAR_SU_0   (0x1UL << RTC_ALRMAR_SU_Pos)

0x00000001

◆ RTC_ALRMAR_SU_1

#define RTC_ALRMAR_SU_1   (0x2UL << RTC_ALRMAR_SU_Pos)

0x00000002

◆ RTC_ALRMAR_SU_2

#define RTC_ALRMAR_SU_2   (0x4UL << RTC_ALRMAR_SU_Pos)

0x00000004

◆ RTC_ALRMAR_SU_3

#define RTC_ALRMAR_SU_3   (0x8UL << RTC_ALRMAR_SU_Pos)

0x00000008

◆ RTC_ALRMAR_SU_Msk

#define RTC_ALRMAR_SU_Msk   (0xFUL << RTC_ALRMAR_SU_Pos)

0x0000000F

◆ RTC_ALRMAR_WDSEL_Msk

#define RTC_ALRMAR_WDSEL_Msk   (0x1UL << RTC_ALRMAR_WDSEL_Pos)

0x40000000

◆ RTC_ALRMASSR_MASKSS_0

#define RTC_ALRMASSR_MASKSS_0   (0x1UL << RTC_ALRMASSR_MASKSS_Pos)

0x01000000

◆ RTC_ALRMASSR_MASKSS_1

#define RTC_ALRMASSR_MASKSS_1   (0x2UL << RTC_ALRMASSR_MASKSS_Pos)

0x02000000

◆ RTC_ALRMASSR_MASKSS_2

#define RTC_ALRMASSR_MASKSS_2   (0x4UL << RTC_ALRMASSR_MASKSS_Pos)

0x04000000

◆ RTC_ALRMASSR_MASKSS_3

#define RTC_ALRMASSR_MASKSS_3   (0x8UL << RTC_ALRMASSR_MASKSS_Pos)

0x08000000

◆ RTC_ALRMASSR_MASKSS_Msk

#define RTC_ALRMASSR_MASKSS_Msk   (0xFUL << RTC_ALRMASSR_MASKSS_Pos)

0x0F000000

◆ RTC_ALRMASSR_SS_Msk

#define RTC_ALRMASSR_SS_Msk   (0x7FFFUL << RTC_ALRMASSR_SS_Pos)

0x00007FFF

◆ RTC_ALRMBR_DT_0

#define RTC_ALRMBR_DT_0   (0x1UL << RTC_ALRMBR_DT_Pos)

0x10000000

◆ RTC_ALRMBR_DT_1

#define RTC_ALRMBR_DT_1   (0x2UL << RTC_ALRMBR_DT_Pos)

0x20000000

◆ RTC_ALRMBR_DT_Msk

#define RTC_ALRMBR_DT_Msk   (0x3UL << RTC_ALRMBR_DT_Pos)

0x30000000

◆ RTC_ALRMBR_DU_0

#define RTC_ALRMBR_DU_0   (0x1UL << RTC_ALRMBR_DU_Pos)

0x01000000

◆ RTC_ALRMBR_DU_1

#define RTC_ALRMBR_DU_1   (0x2UL << RTC_ALRMBR_DU_Pos)

0x02000000

◆ RTC_ALRMBR_DU_2

#define RTC_ALRMBR_DU_2   (0x4UL << RTC_ALRMBR_DU_Pos)

0x04000000

◆ RTC_ALRMBR_DU_3

#define RTC_ALRMBR_DU_3   (0x8UL << RTC_ALRMBR_DU_Pos)

0x08000000

◆ RTC_ALRMBR_DU_Msk

#define RTC_ALRMBR_DU_Msk   (0xFUL << RTC_ALRMBR_DU_Pos)

0x0F000000

◆ RTC_ALRMBR_HT_0

#define RTC_ALRMBR_HT_0   (0x1UL << RTC_ALRMBR_HT_Pos)

0x00100000

◆ RTC_ALRMBR_HT_1

#define RTC_ALRMBR_HT_1   (0x2UL << RTC_ALRMBR_HT_Pos)

0x00200000

◆ RTC_ALRMBR_HT_Msk

#define RTC_ALRMBR_HT_Msk   (0x3UL << RTC_ALRMBR_HT_Pos)

0x00300000

◆ RTC_ALRMBR_HU_0

#define RTC_ALRMBR_HU_0   (0x1UL << RTC_ALRMBR_HU_Pos)

0x00010000

◆ RTC_ALRMBR_HU_1

#define RTC_ALRMBR_HU_1   (0x2UL << RTC_ALRMBR_HU_Pos)

0x00020000

◆ RTC_ALRMBR_HU_2

#define RTC_ALRMBR_HU_2   (0x4UL << RTC_ALRMBR_HU_Pos)

0x00040000

◆ RTC_ALRMBR_HU_3

#define RTC_ALRMBR_HU_3   (0x8UL << RTC_ALRMBR_HU_Pos)

0x00080000

◆ RTC_ALRMBR_HU_Msk

#define RTC_ALRMBR_HU_Msk   (0xFUL << RTC_ALRMBR_HU_Pos)

0x000F0000

◆ RTC_ALRMBR_MNT_0

#define RTC_ALRMBR_MNT_0   (0x1UL << RTC_ALRMBR_MNT_Pos)

0x00001000

◆ RTC_ALRMBR_MNT_1

#define RTC_ALRMBR_MNT_1   (0x2UL << RTC_ALRMBR_MNT_Pos)

0x00002000

◆ RTC_ALRMBR_MNT_2

#define RTC_ALRMBR_MNT_2   (0x4UL << RTC_ALRMBR_MNT_Pos)

0x00004000

◆ RTC_ALRMBR_MNT_Msk

#define RTC_ALRMBR_MNT_Msk   (0x7UL << RTC_ALRMBR_MNT_Pos)

0x00007000

◆ RTC_ALRMBR_MNU_0

#define RTC_ALRMBR_MNU_0   (0x1UL << RTC_ALRMBR_MNU_Pos)

0x00000100

◆ RTC_ALRMBR_MNU_1

#define RTC_ALRMBR_MNU_1   (0x2UL << RTC_ALRMBR_MNU_Pos)

0x00000200

◆ RTC_ALRMBR_MNU_2

#define RTC_ALRMBR_MNU_2   (0x4UL << RTC_ALRMBR_MNU_Pos)

0x00000400

◆ RTC_ALRMBR_MNU_3

#define RTC_ALRMBR_MNU_3   (0x8UL << RTC_ALRMBR_MNU_Pos)

0x00000800

◆ RTC_ALRMBR_MNU_Msk

#define RTC_ALRMBR_MNU_Msk   (0xFUL << RTC_ALRMBR_MNU_Pos)

0x00000F00

◆ RTC_ALRMBR_MSK1_Msk

#define RTC_ALRMBR_MSK1_Msk   (0x1UL << RTC_ALRMBR_MSK1_Pos)

0x00000080

◆ RTC_ALRMBR_MSK2_Msk

#define RTC_ALRMBR_MSK2_Msk   (0x1UL << RTC_ALRMBR_MSK2_Pos)

0x00008000

◆ RTC_ALRMBR_MSK3_Msk

#define RTC_ALRMBR_MSK3_Msk   (0x1UL << RTC_ALRMBR_MSK3_Pos)

0x00800000

◆ RTC_ALRMBR_MSK4_Msk

#define RTC_ALRMBR_MSK4_Msk   (0x1UL << RTC_ALRMBR_MSK4_Pos)

0x80000000

◆ RTC_ALRMBR_PM_Msk

#define RTC_ALRMBR_PM_Msk   (0x1UL << RTC_ALRMBR_PM_Pos)

0x00400000

◆ RTC_ALRMBR_ST_0

#define RTC_ALRMBR_ST_0   (0x1UL << RTC_ALRMBR_ST_Pos)

0x00000010

◆ RTC_ALRMBR_ST_1

#define RTC_ALRMBR_ST_1   (0x2UL << RTC_ALRMBR_ST_Pos)

0x00000020

◆ RTC_ALRMBR_ST_2

#define RTC_ALRMBR_ST_2   (0x4UL << RTC_ALRMBR_ST_Pos)

0x00000040

◆ RTC_ALRMBR_ST_Msk

#define RTC_ALRMBR_ST_Msk   (0x7UL << RTC_ALRMBR_ST_Pos)

0x00000070

◆ RTC_ALRMBR_SU_0

#define RTC_ALRMBR_SU_0   (0x1UL << RTC_ALRMBR_SU_Pos)

0x00000001

◆ RTC_ALRMBR_SU_1

#define RTC_ALRMBR_SU_1   (0x2UL << RTC_ALRMBR_SU_Pos)

0x00000002

◆ RTC_ALRMBR_SU_2

#define RTC_ALRMBR_SU_2   (0x4UL << RTC_ALRMBR_SU_Pos)

0x00000004

◆ RTC_ALRMBR_SU_3

#define RTC_ALRMBR_SU_3   (0x8UL << RTC_ALRMBR_SU_Pos)

0x00000008

◆ RTC_ALRMBR_SU_Msk

#define RTC_ALRMBR_SU_Msk   (0xFUL << RTC_ALRMBR_SU_Pos)

0x0000000F

◆ RTC_ALRMBR_WDSEL_Msk

#define RTC_ALRMBR_WDSEL_Msk   (0x1UL << RTC_ALRMBR_WDSEL_Pos)

0x40000000

◆ RTC_ALRMBSSR_MASKSS_0

#define RTC_ALRMBSSR_MASKSS_0   (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)

0x01000000

◆ RTC_ALRMBSSR_MASKSS_1

#define RTC_ALRMBSSR_MASKSS_1   (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)

0x02000000

◆ RTC_ALRMBSSR_MASKSS_2

#define RTC_ALRMBSSR_MASKSS_2   (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)

0x04000000

◆ RTC_ALRMBSSR_MASKSS_3

#define RTC_ALRMBSSR_MASKSS_3   (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)

0x08000000

◆ RTC_ALRMBSSR_MASKSS_Msk

#define RTC_ALRMBSSR_MASKSS_Msk   (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)

0x0F000000

◆ RTC_ALRMBSSR_SS_Msk

#define RTC_ALRMBSSR_SS_Msk   (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)

0x00007FFF

◆ RTC_BKP0R_Msk

#define RTC_BKP0R_Msk   (0xFFFFFFFFUL << RTC_BKP0R_Pos)

0xFFFFFFFF

◆ RTC_BKP10R_Msk

#define RTC_BKP10R_Msk   (0xFFFFFFFFUL << RTC_BKP10R_Pos)

0xFFFFFFFF

◆ RTC_BKP11R_Msk

#define RTC_BKP11R_Msk   (0xFFFFFFFFUL << RTC_BKP11R_Pos)

0xFFFFFFFF

◆ RTC_BKP12R_Msk

#define RTC_BKP12R_Msk   (0xFFFFFFFFUL << RTC_BKP12R_Pos)

0xFFFFFFFF

◆ RTC_BKP13R_Msk

#define RTC_BKP13R_Msk   (0xFFFFFFFFUL << RTC_BKP13R_Pos)

0xFFFFFFFF

◆ RTC_BKP14R_Msk

#define RTC_BKP14R_Msk   (0xFFFFFFFFUL << RTC_BKP14R_Pos)

0xFFFFFFFF

◆ RTC_BKP15R_Msk

#define RTC_BKP15R_Msk   (0xFFFFFFFFUL << RTC_BKP15R_Pos)

0xFFFFFFFF

◆ RTC_BKP16R_Msk

#define RTC_BKP16R_Msk   (0xFFFFFFFFUL << RTC_BKP16R_Pos)

0xFFFFFFFF

◆ RTC_BKP17R_Msk

#define RTC_BKP17R_Msk   (0xFFFFFFFFUL << RTC_BKP17R_Pos)

0xFFFFFFFF

◆ RTC_BKP18R_Msk

#define RTC_BKP18R_Msk   (0xFFFFFFFFUL << RTC_BKP18R_Pos)

0xFFFFFFFF

◆ RTC_BKP19R_Msk

#define RTC_BKP19R_Msk   (0xFFFFFFFFUL << RTC_BKP19R_Pos)

0xFFFFFFFF

◆ RTC_BKP1R_Msk

#define RTC_BKP1R_Msk   (0xFFFFFFFFUL << RTC_BKP1R_Pos)

0xFFFFFFFF

◆ RTC_BKP20R_Msk

#define RTC_BKP20R_Msk   (0xFFFFFFFFUL << RTC_BKP20R_Pos)

0xFFFFFFFF

◆ RTC_BKP21R_Msk

#define RTC_BKP21R_Msk   (0xFFFFFFFFUL << RTC_BKP21R_Pos)

0xFFFFFFFF

◆ RTC_BKP22R_Msk

#define RTC_BKP22R_Msk   (0xFFFFFFFFUL << RTC_BKP22R_Pos)

0xFFFFFFFF

◆ RTC_BKP23R_Msk

#define RTC_BKP23R_Msk   (0xFFFFFFFFUL << RTC_BKP23R_Pos)

0xFFFFFFFF

◆ RTC_BKP24R_Msk

#define RTC_BKP24R_Msk   (0xFFFFFFFFUL << RTC_BKP24R_Pos)

0xFFFFFFFF

◆ RTC_BKP25R_Msk

#define RTC_BKP25R_Msk   (0xFFFFFFFFUL << RTC_BKP25R_Pos)

0xFFFFFFFF

◆ RTC_BKP26R_Msk

#define RTC_BKP26R_Msk   (0xFFFFFFFFUL << RTC_BKP26R_Pos)

0xFFFFFFFF

◆ RTC_BKP27R_Msk

#define RTC_BKP27R_Msk   (0xFFFFFFFFUL << RTC_BKP27R_Pos)

0xFFFFFFFF

◆ RTC_BKP28R_Msk

#define RTC_BKP28R_Msk   (0xFFFFFFFFUL << RTC_BKP28R_Pos)

0xFFFFFFFF

◆ RTC_BKP29R_Msk

#define RTC_BKP29R_Msk   (0xFFFFFFFFUL << RTC_BKP29R_Pos)

0xFFFFFFFF

◆ RTC_BKP2R_Msk

#define RTC_BKP2R_Msk   (0xFFFFFFFFUL << RTC_BKP2R_Pos)

0xFFFFFFFF

◆ RTC_BKP30R_Msk

#define RTC_BKP30R_Msk   (0xFFFFFFFFUL << RTC_BKP30R_Pos)

0xFFFFFFFF

◆ RTC_BKP31R_Msk

#define RTC_BKP31R_Msk   (0xFFFFFFFFUL << RTC_BKP31R_Pos)

0xFFFFFFFF

◆ RTC_BKP3R_Msk

#define RTC_BKP3R_Msk   (0xFFFFFFFFUL << RTC_BKP3R_Pos)

0xFFFFFFFF

◆ RTC_BKP4R_Msk

#define RTC_BKP4R_Msk   (0xFFFFFFFFUL << RTC_BKP4R_Pos)

0xFFFFFFFF

◆ RTC_BKP5R_Msk

#define RTC_BKP5R_Msk   (0xFFFFFFFFUL << RTC_BKP5R_Pos)

0xFFFFFFFF

◆ RTC_BKP6R_Msk

#define RTC_BKP6R_Msk   (0xFFFFFFFFUL << RTC_BKP6R_Pos)

0xFFFFFFFF

◆ RTC_BKP7R_Msk

#define RTC_BKP7R_Msk   (0xFFFFFFFFUL << RTC_BKP7R_Pos)

0xFFFFFFFF

◆ RTC_BKP8R_Msk

#define RTC_BKP8R_Msk   (0xFFFFFFFFUL << RTC_BKP8R_Pos)

0xFFFFFFFF

◆ RTC_BKP9R_Msk

#define RTC_BKP9R_Msk   (0xFFFFFFFFUL << RTC_BKP9R_Pos)

0xFFFFFFFF

◆ RTC_CALR_CALM_0

#define RTC_CALR_CALM_0   (0x001UL << RTC_CALR_CALM_Pos)

0x00000001

◆ RTC_CALR_CALM_1

#define RTC_CALR_CALM_1   (0x002UL << RTC_CALR_CALM_Pos)

0x00000002

◆ RTC_CALR_CALM_2

#define RTC_CALR_CALM_2   (0x004UL << RTC_CALR_CALM_Pos)

0x00000004

◆ RTC_CALR_CALM_3

#define RTC_CALR_CALM_3   (0x008UL << RTC_CALR_CALM_Pos)

0x00000008

◆ RTC_CALR_CALM_4

#define RTC_CALR_CALM_4   (0x010UL << RTC_CALR_CALM_Pos)

0x00000010

◆ RTC_CALR_CALM_5

#define RTC_CALR_CALM_5   (0x020UL << RTC_CALR_CALM_Pos)

0x00000020

◆ RTC_CALR_CALM_6

#define RTC_CALR_CALM_6   (0x040UL << RTC_CALR_CALM_Pos)

0x00000040

◆ RTC_CALR_CALM_7

#define RTC_CALR_CALM_7   (0x080UL << RTC_CALR_CALM_Pos)

0x00000080

◆ RTC_CALR_CALM_8

#define RTC_CALR_CALM_8   (0x100UL << RTC_CALR_CALM_Pos)

0x00000100

◆ RTC_CALR_CALM_Msk

#define RTC_CALR_CALM_Msk   (0x1FFUL << RTC_CALR_CALM_Pos)

0x000001FF

◆ RTC_CALR_CALP_Msk

#define RTC_CALR_CALP_Msk   (0x1UL << RTC_CALR_CALP_Pos)

0x00008000

◆ RTC_CALR_CALW16_Msk

#define RTC_CALR_CALW16_Msk   (0x1UL << RTC_CALR_CALW16_Pos)

0x00002000

◆ RTC_CALR_CALW8_Msk

#define RTC_CALR_CALW8_Msk   (0x1UL << RTC_CALR_CALW8_Pos)

0x00004000

◆ RTC_CR_ADD1H_Msk

#define RTC_CR_ADD1H_Msk   (0x1UL << RTC_CR_ADD1H_Pos)

0x00010000

◆ RTC_CR_ALRAE_Msk

#define RTC_CR_ALRAE_Msk   (0x1UL << RTC_CR_ALRAE_Pos)

0x00000100

◆ RTC_CR_ALRAIE_Msk

#define RTC_CR_ALRAIE_Msk   (0x1UL << RTC_CR_ALRAIE_Pos)

0x00001000

◆ RTC_CR_ALRBE_Msk

#define RTC_CR_ALRBE_Msk   (0x1UL << RTC_CR_ALRBE_Pos)

0x00000200

◆ RTC_CR_ALRBIE_Msk

#define RTC_CR_ALRBIE_Msk   (0x1UL << RTC_CR_ALRBIE_Pos)

0x00002000

◆ RTC_CR_BKP_Msk

#define RTC_CR_BKP_Msk   (0x1UL << RTC_CR_BKP_Pos)

0x00040000

◆ RTC_CR_BYPSHAD_Msk

#define RTC_CR_BYPSHAD_Msk   (0x1UL << RTC_CR_BYPSHAD_Pos)

0x00000020

◆ RTC_CR_COE_Msk

#define RTC_CR_COE_Msk   (0x1UL << RTC_CR_COE_Pos)

0x00800000

◆ RTC_CR_COSEL_Msk

#define RTC_CR_COSEL_Msk   (0x1UL << RTC_CR_COSEL_Pos)

0x00080000

◆ RTC_CR_FMT_Msk

#define RTC_CR_FMT_Msk   (0x1UL << RTC_CR_FMT_Pos)

0x00000040

◆ RTC_CR_ITSE_Msk

#define RTC_CR_ITSE_Msk   (0x1UL << RTC_CR_ITSE_Pos)

0x01000000

◆ RTC_CR_OSEL_0

#define RTC_CR_OSEL_0   (0x1UL << RTC_CR_OSEL_Pos)

0x00200000

◆ RTC_CR_OSEL_1

#define RTC_CR_OSEL_1   (0x2UL << RTC_CR_OSEL_Pos)

0x00400000

◆ RTC_CR_OSEL_Msk

#define RTC_CR_OSEL_Msk   (0x3UL << RTC_CR_OSEL_Pos)

0x00600000

◆ RTC_CR_POL_Msk

#define RTC_CR_POL_Msk   (0x1UL << RTC_CR_POL_Pos)

0x00100000

◆ RTC_CR_REFCKON_Msk

#define RTC_CR_REFCKON_Msk   (0x1UL << RTC_CR_REFCKON_Pos)

0x00000010

◆ RTC_CR_SUB1H_Msk

#define RTC_CR_SUB1H_Msk   (0x1UL << RTC_CR_SUB1H_Pos)

0x00020000

◆ RTC_CR_TSE_Msk

#define RTC_CR_TSE_Msk   (0x1UL << RTC_CR_TSE_Pos)

0x00000800

◆ RTC_CR_TSEDGE_Msk

#define RTC_CR_TSEDGE_Msk   (0x1UL << RTC_CR_TSEDGE_Pos)

0x00000008

◆ RTC_CR_TSIE_Msk

#define RTC_CR_TSIE_Msk   (0x1UL << RTC_CR_TSIE_Pos)

0x00008000

◆ RTC_CR_WUCKSEL_0

#define RTC_CR_WUCKSEL_0   (0x1UL << RTC_CR_WUCKSEL_Pos)

0x00000001

◆ RTC_CR_WUCKSEL_1

#define RTC_CR_WUCKSEL_1   (0x2UL << RTC_CR_WUCKSEL_Pos)

0x00000002

◆ RTC_CR_WUCKSEL_2

#define RTC_CR_WUCKSEL_2   (0x4UL << RTC_CR_WUCKSEL_Pos)

0x00000004

◆ RTC_CR_WUCKSEL_Msk

#define RTC_CR_WUCKSEL_Msk   (0x7UL << RTC_CR_WUCKSEL_Pos)

0x00000007

◆ RTC_CR_WUTE_Msk

#define RTC_CR_WUTE_Msk   (0x1UL << RTC_CR_WUTE_Pos)

0x00000400

◆ RTC_CR_WUTIE_Msk

#define RTC_CR_WUTIE_Msk   (0x1UL << RTC_CR_WUTIE_Pos)

0x00004000

◆ RTC_DR_DT_0

#define RTC_DR_DT_0   (0x1UL << RTC_DR_DT_Pos)

0x00000010

◆ RTC_DR_DT_1

#define RTC_DR_DT_1   (0x2UL << RTC_DR_DT_Pos)

0x00000020

◆ RTC_DR_DT_Msk

#define RTC_DR_DT_Msk   (0x3UL << RTC_DR_DT_Pos)

0x00000030

◆ RTC_DR_DU_0

#define RTC_DR_DU_0   (0x1UL << RTC_DR_DU_Pos)

0x00000001

◆ RTC_DR_DU_1

#define RTC_DR_DU_1   (0x2UL << RTC_DR_DU_Pos)

0x00000002

◆ RTC_DR_DU_2

#define RTC_DR_DU_2   (0x4UL << RTC_DR_DU_Pos)

0x00000004

◆ RTC_DR_DU_3

#define RTC_DR_DU_3   (0x8UL << RTC_DR_DU_Pos)

0x00000008

◆ RTC_DR_DU_Msk

#define RTC_DR_DU_Msk   (0xFUL << RTC_DR_DU_Pos)

0x0000000F

◆ RTC_DR_MT_Msk

#define RTC_DR_MT_Msk   (0x1UL << RTC_DR_MT_Pos)

0x00001000

◆ RTC_DR_MU_0

#define RTC_DR_MU_0   (0x1UL << RTC_DR_MU_Pos)

0x00000100

◆ RTC_DR_MU_1

#define RTC_DR_MU_1   (0x2UL << RTC_DR_MU_Pos)

0x00000200

◆ RTC_DR_MU_2

#define RTC_DR_MU_2   (0x4UL << RTC_DR_MU_Pos)

0x00000400

◆ RTC_DR_MU_3

#define RTC_DR_MU_3   (0x8UL << RTC_DR_MU_Pos)

0x00000800

◆ RTC_DR_MU_Msk

#define RTC_DR_MU_Msk   (0xFUL << RTC_DR_MU_Pos)

0x00000F00

◆ RTC_DR_WDU_0

#define RTC_DR_WDU_0   (0x1UL << RTC_DR_WDU_Pos)

0x00002000

◆ RTC_DR_WDU_1

#define RTC_DR_WDU_1   (0x2UL << RTC_DR_WDU_Pos)

0x00004000

◆ RTC_DR_WDU_2

#define RTC_DR_WDU_2   (0x4UL << RTC_DR_WDU_Pos)

0x00008000

◆ RTC_DR_WDU_Msk

#define RTC_DR_WDU_Msk   (0x7UL << RTC_DR_WDU_Pos)

0x0000E000

◆ RTC_DR_YT_0

#define RTC_DR_YT_0   (0x1UL << RTC_DR_YT_Pos)

0x00100000

◆ RTC_DR_YT_1

#define RTC_DR_YT_1   (0x2UL << RTC_DR_YT_Pos)

0x00200000

◆ RTC_DR_YT_2

#define RTC_DR_YT_2   (0x4UL << RTC_DR_YT_Pos)

0x00400000

◆ RTC_DR_YT_3

#define RTC_DR_YT_3   (0x8UL << RTC_DR_YT_Pos)

0x00800000

◆ RTC_DR_YT_Msk

#define RTC_DR_YT_Msk   (0xFUL << RTC_DR_YT_Pos)

0x00F00000

◆ RTC_DR_YU_0

#define RTC_DR_YU_0   (0x1UL << RTC_DR_YU_Pos)

0x00010000

◆ RTC_DR_YU_1

#define RTC_DR_YU_1   (0x2UL << RTC_DR_YU_Pos)

0x00020000

◆ RTC_DR_YU_2

#define RTC_DR_YU_2   (0x4UL << RTC_DR_YU_Pos)

0x00040000

◆ RTC_DR_YU_3

#define RTC_DR_YU_3   (0x8UL << RTC_DR_YU_Pos)

0x00080000

◆ RTC_DR_YU_Msk

#define RTC_DR_YU_Msk   (0xFUL << RTC_DR_YU_Pos)

0x000F0000

◆ RTC_ISR_ALRAF_Msk

#define RTC_ISR_ALRAF_Msk   (0x1UL << RTC_ISR_ALRAF_Pos)

0x00000100

◆ RTC_ISR_ALRAWF_Msk

#define RTC_ISR_ALRAWF_Msk   (0x1UL << RTC_ISR_ALRAWF_Pos)

0x00000001

◆ RTC_ISR_ALRBF_Msk

#define RTC_ISR_ALRBF_Msk   (0x1UL << RTC_ISR_ALRBF_Pos)

0x00000200

◆ RTC_ISR_ALRBWF_Msk

#define RTC_ISR_ALRBWF_Msk   (0x1UL << RTC_ISR_ALRBWF_Pos)

0x00000002

◆ RTC_ISR_INIT_Msk

#define RTC_ISR_INIT_Msk   (0x1UL << RTC_ISR_INIT_Pos)

0x00000080

◆ RTC_ISR_INITF_Msk

#define RTC_ISR_INITF_Msk   (0x1UL << RTC_ISR_INITF_Pos)

0x00000040

◆ RTC_ISR_INITS_Msk

#define RTC_ISR_INITS_Msk   (0x1UL << RTC_ISR_INITS_Pos)

0x00000010

◆ RTC_ISR_ITSF_Msk

#define RTC_ISR_ITSF_Msk   (0x1UL << RTC_ISR_ITSF_Pos)

0x00020000

◆ RTC_ISR_RECALPF_Msk

#define RTC_ISR_RECALPF_Msk   (0x1UL << RTC_ISR_RECALPF_Pos)

0x00010000

◆ RTC_ISR_RSF_Msk

#define RTC_ISR_RSF_Msk   (0x1UL << RTC_ISR_RSF_Pos)

0x00000020

◆ RTC_ISR_SHPF_Msk

#define RTC_ISR_SHPF_Msk   (0x1UL << RTC_ISR_SHPF_Pos)

0x00000008

◆ RTC_ISR_TAMP1F_Msk

#define RTC_ISR_TAMP1F_Msk   (0x1UL << RTC_ISR_TAMP1F_Pos)

0x00002000

◆ RTC_ISR_TAMP2F_Msk

#define RTC_ISR_TAMP2F_Msk   (0x1UL << RTC_ISR_TAMP2F_Pos)

0x00004000

◆ RTC_ISR_TAMP3F_Msk

#define RTC_ISR_TAMP3F_Msk   (0x1UL << RTC_ISR_TAMP3F_Pos)

0x00008000

◆ RTC_ISR_TSF_Msk

#define RTC_ISR_TSF_Msk   (0x1UL << RTC_ISR_TSF_Pos)

0x00000800

◆ RTC_ISR_TSOVF_Msk

#define RTC_ISR_TSOVF_Msk   (0x1UL << RTC_ISR_TSOVF_Pos)

0x00001000

◆ RTC_ISR_WUTF_Msk

#define RTC_ISR_WUTF_Msk   (0x1UL << RTC_ISR_WUTF_Pos)

0x00000400

◆ RTC_ISR_WUTWF_Msk

#define RTC_ISR_WUTWF_Msk   (0x1UL << RTC_ISR_WUTWF_Pos)

0x00000004

◆ RTC_OR_ALARMOUTTYPE_Msk

#define RTC_OR_ALARMOUTTYPE_Msk   (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)

0x00000008

◆ RTC_OR_TSINSEL_0

#define RTC_OR_TSINSEL_0   (0x1UL << RTC_OR_TSINSEL_Pos)

0x00000002

◆ RTC_OR_TSINSEL_1

#define RTC_OR_TSINSEL_1   (0x2UL << RTC_OR_TSINSEL_Pos)

0x00000004

◆ RTC_OR_TSINSEL_Msk

#define RTC_OR_TSINSEL_Msk   (0x3UL << RTC_OR_TSINSEL_Pos)

0x00000006

◆ RTC_PRER_PREDIV_A_Msk

#define RTC_PRER_PREDIV_A_Msk   (0x7FUL << RTC_PRER_PREDIV_A_Pos)

0x007F0000

◆ RTC_PRER_PREDIV_S_Msk

#define RTC_PRER_PREDIV_S_Msk   (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)

0x00007FFF

◆ RTC_SHIFTR_ADD1S_Msk

#define RTC_SHIFTR_ADD1S_Msk   (0x1UL << RTC_SHIFTR_ADD1S_Pos)

0x80000000

◆ RTC_SHIFTR_SUBFS_Msk

#define RTC_SHIFTR_SUBFS_Msk   (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)

0x00007FFF

◆ RTC_SSR_SS_Msk

#define RTC_SSR_SS_Msk   (0xFFFFUL << RTC_SSR_SS_Pos)

0x0000FFFF

◆ RTC_TAMPCR_TAMP1E_Msk

#define RTC_TAMPCR_TAMP1E_Msk   (0x1UL << RTC_TAMPCR_TAMP1E_Pos)

0x00000001

◆ RTC_TAMPCR_TAMP1IE_Msk

#define RTC_TAMPCR_TAMP1IE_Msk   (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)

0x00010000

◆ RTC_TAMPCR_TAMP1MF_Msk

#define RTC_TAMPCR_TAMP1MF_Msk   (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)

0x00040000

◆ RTC_TAMPCR_TAMP1NOERASE_Msk

#define RTC_TAMPCR_TAMP1NOERASE_Msk   (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)

0x00020000

◆ RTC_TAMPCR_TAMP1TRG_Msk

#define RTC_TAMPCR_TAMP1TRG_Msk   (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)

0x00000002

◆ RTC_TAMPCR_TAMP2E_Msk

#define RTC_TAMPCR_TAMP2E_Msk   (0x1UL << RTC_TAMPCR_TAMP2E_Pos)

0x00000008

◆ RTC_TAMPCR_TAMP2IE_Msk

#define RTC_TAMPCR_TAMP2IE_Msk   (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)

0x00080000

◆ RTC_TAMPCR_TAMP2MF_Msk

#define RTC_TAMPCR_TAMP2MF_Msk   (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)

0x00200000

◆ RTC_TAMPCR_TAMP2NOERASE_Msk

#define RTC_TAMPCR_TAMP2NOERASE_Msk   (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)

0x00100000

◆ RTC_TAMPCR_TAMP2TRG_Msk

#define RTC_TAMPCR_TAMP2TRG_Msk   (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)

0x00000010

◆ RTC_TAMPCR_TAMP3E_Msk

#define RTC_TAMPCR_TAMP3E_Msk   (0x1UL << RTC_TAMPCR_TAMP3E_Pos)

0x00000020

◆ RTC_TAMPCR_TAMP3IE_Msk

#define RTC_TAMPCR_TAMP3IE_Msk   (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)

0x00400000

◆ RTC_TAMPCR_TAMP3MF_Msk

#define RTC_TAMPCR_TAMP3MF_Msk   (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)

0x01000000

◆ RTC_TAMPCR_TAMP3NOERASE_Msk

#define RTC_TAMPCR_TAMP3NOERASE_Msk   (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)

0x00800000

◆ RTC_TAMPCR_TAMP3TRG_Msk

#define RTC_TAMPCR_TAMP3TRG_Msk   (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)

0x00000040

◆ RTC_TAMPCR_TAMPFLT_0

#define RTC_TAMPCR_TAMPFLT_0   (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)

0x00000800

◆ RTC_TAMPCR_TAMPFLT_1

#define RTC_TAMPCR_TAMPFLT_1   (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)

0x00001000

◆ RTC_TAMPCR_TAMPFLT_Msk

#define RTC_TAMPCR_TAMPFLT_Msk   (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)

0x00001800

◆ RTC_TAMPCR_TAMPFREQ_0

#define RTC_TAMPCR_TAMPFREQ_0   (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)

0x00000100

◆ RTC_TAMPCR_TAMPFREQ_1

#define RTC_TAMPCR_TAMPFREQ_1   (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)

0x00000200

◆ RTC_TAMPCR_TAMPFREQ_2

#define RTC_TAMPCR_TAMPFREQ_2   (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)

0x00000400

◆ RTC_TAMPCR_TAMPFREQ_Msk

#define RTC_TAMPCR_TAMPFREQ_Msk   (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)

0x00000700

◆ RTC_TAMPCR_TAMPIE_Msk

#define RTC_TAMPCR_TAMPIE_Msk   (0x1UL << RTC_TAMPCR_TAMPIE_Pos)

0x00000004

◆ RTC_TAMPCR_TAMPPRCH_0

#define RTC_TAMPCR_TAMPPRCH_0   (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)

0x00002000

◆ RTC_TAMPCR_TAMPPRCH_1

#define RTC_TAMPCR_TAMPPRCH_1   (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)

0x00004000

◆ RTC_TAMPCR_TAMPPRCH_Msk

#define RTC_TAMPCR_TAMPPRCH_Msk   (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)

0x00006000

◆ RTC_TAMPCR_TAMPPUDIS_Msk

#define RTC_TAMPCR_TAMPPUDIS_Msk   (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)

0x00008000

◆ RTC_TAMPCR_TAMPTS_Msk

#define RTC_TAMPCR_TAMPTS_Msk   (0x1UL << RTC_TAMPCR_TAMPTS_Pos)

0x00000080

◆ RTC_TR_HT_0

#define RTC_TR_HT_0   (0x1UL << RTC_TR_HT_Pos)

0x00100000

◆ RTC_TR_HT_1

#define RTC_TR_HT_1   (0x2UL << RTC_TR_HT_Pos)

0x00200000

◆ RTC_TR_HT_Msk

#define RTC_TR_HT_Msk   (0x3UL << RTC_TR_HT_Pos)

0x00300000

◆ RTC_TR_HU_0

#define RTC_TR_HU_0   (0x1UL << RTC_TR_HU_Pos)

0x00010000

◆ RTC_TR_HU_1

#define RTC_TR_HU_1   (0x2UL << RTC_TR_HU_Pos)

0x00020000

◆ RTC_TR_HU_2

#define RTC_TR_HU_2   (0x4UL << RTC_TR_HU_Pos)

0x00040000

◆ RTC_TR_HU_3

#define RTC_TR_HU_3   (0x8UL << RTC_TR_HU_Pos)

0x00080000

◆ RTC_TR_HU_Msk

#define RTC_TR_HU_Msk   (0xFUL << RTC_TR_HU_Pos)

0x000F0000

◆ RTC_TR_MNT_0

#define RTC_TR_MNT_0   (0x1UL << RTC_TR_MNT_Pos)

0x00001000

◆ RTC_TR_MNT_1

#define RTC_TR_MNT_1   (0x2UL << RTC_TR_MNT_Pos)

0x00002000

◆ RTC_TR_MNT_2

#define RTC_TR_MNT_2   (0x4UL << RTC_TR_MNT_Pos)

0x00004000

◆ RTC_TR_MNT_Msk

#define RTC_TR_MNT_Msk   (0x7UL << RTC_TR_MNT_Pos)

0x00007000

◆ RTC_TR_MNU_0

#define RTC_TR_MNU_0   (0x1UL << RTC_TR_MNU_Pos)

0x00000100

◆ RTC_TR_MNU_1

#define RTC_TR_MNU_1   (0x2UL << RTC_TR_MNU_Pos)

0x00000200

◆ RTC_TR_MNU_2

#define RTC_TR_MNU_2   (0x4UL << RTC_TR_MNU_Pos)

0x00000400

◆ RTC_TR_MNU_3

#define RTC_TR_MNU_3   (0x8UL << RTC_TR_MNU_Pos)

0x00000800

◆ RTC_TR_MNU_Msk

#define RTC_TR_MNU_Msk   (0xFUL << RTC_TR_MNU_Pos)

0x00000F00

◆ RTC_TR_PM_Msk

#define RTC_TR_PM_Msk   (0x1UL << RTC_TR_PM_Pos)

0x00400000

◆ RTC_TR_ST_0

#define RTC_TR_ST_0   (0x1UL << RTC_TR_ST_Pos)

0x00000010

◆ RTC_TR_ST_1

#define RTC_TR_ST_1   (0x2UL << RTC_TR_ST_Pos)

0x00000020

◆ RTC_TR_ST_2

#define RTC_TR_ST_2   (0x4UL << RTC_TR_ST_Pos)

0x00000040

◆ RTC_TR_ST_Msk

#define RTC_TR_ST_Msk   (0x7UL << RTC_TR_ST_Pos)

0x00000070

◆ RTC_TR_SU_0

#define RTC_TR_SU_0   (0x1UL << RTC_TR_SU_Pos)

0x00000001

◆ RTC_TR_SU_1

#define RTC_TR_SU_1   (0x2UL << RTC_TR_SU_Pos)

0x00000002

◆ RTC_TR_SU_2

#define RTC_TR_SU_2   (0x4UL << RTC_TR_SU_Pos)

0x00000004

◆ RTC_TR_SU_3

#define RTC_TR_SU_3   (0x8UL << RTC_TR_SU_Pos)

0x00000008

◆ RTC_TR_SU_Msk

#define RTC_TR_SU_Msk   (0xFUL << RTC_TR_SU_Pos)

0x0000000F

◆ RTC_TSDR_DT_0

#define RTC_TSDR_DT_0   (0x1UL << RTC_TSDR_DT_Pos)

0x00000010

◆ RTC_TSDR_DT_1

#define RTC_TSDR_DT_1   (0x2UL << RTC_TSDR_DT_Pos)

0x00000020

◆ RTC_TSDR_DT_Msk

#define RTC_TSDR_DT_Msk   (0x3UL << RTC_TSDR_DT_Pos)

0x00000030

◆ RTC_TSDR_DU_0

#define RTC_TSDR_DU_0   (0x1UL << RTC_TSDR_DU_Pos)

0x00000001

◆ RTC_TSDR_DU_1

#define RTC_TSDR_DU_1   (0x2UL << RTC_TSDR_DU_Pos)

0x00000002

◆ RTC_TSDR_DU_2

#define RTC_TSDR_DU_2   (0x4UL << RTC_TSDR_DU_Pos)

0x00000004

◆ RTC_TSDR_DU_3

#define RTC_TSDR_DU_3   (0x8UL << RTC_TSDR_DU_Pos)

0x00000008

◆ RTC_TSDR_DU_Msk

#define RTC_TSDR_DU_Msk   (0xFUL << RTC_TSDR_DU_Pos)

0x0000000F

◆ RTC_TSDR_MT_Msk

#define RTC_TSDR_MT_Msk   (0x1UL << RTC_TSDR_MT_Pos)

0x00001000

◆ RTC_TSDR_MU_0

#define RTC_TSDR_MU_0   (0x1UL << RTC_TSDR_MU_Pos)

0x00000100

◆ RTC_TSDR_MU_1

#define RTC_TSDR_MU_1   (0x2UL << RTC_TSDR_MU_Pos)

0x00000200

◆ RTC_TSDR_MU_2

#define RTC_TSDR_MU_2   (0x4UL << RTC_TSDR_MU_Pos)

0x00000400

◆ RTC_TSDR_MU_3

#define RTC_TSDR_MU_3   (0x8UL << RTC_TSDR_MU_Pos)

0x00000800

◆ RTC_TSDR_MU_Msk

#define RTC_TSDR_MU_Msk   (0xFUL << RTC_TSDR_MU_Pos)

0x00000F00

◆ RTC_TSDR_WDU_0

#define RTC_TSDR_WDU_0   (0x1UL << RTC_TSDR_WDU_Pos)

0x00002000

◆ RTC_TSDR_WDU_1

#define RTC_TSDR_WDU_1   (0x2UL << RTC_TSDR_WDU_Pos)

0x00004000

◆ RTC_TSDR_WDU_2

#define RTC_TSDR_WDU_2   (0x4UL << RTC_TSDR_WDU_Pos)

0x00008000

◆ RTC_TSDR_WDU_Msk

#define RTC_TSDR_WDU_Msk   (0x7UL << RTC_TSDR_WDU_Pos)

0x0000E000

◆ RTC_TSSSR_SS_Msk

#define RTC_TSSSR_SS_Msk   (0xFFFFUL << RTC_TSSSR_SS_Pos)

0x0000FFFF

◆ RTC_TSTR_HT_0

#define RTC_TSTR_HT_0   (0x1UL << RTC_TSTR_HT_Pos)

0x00100000

◆ RTC_TSTR_HT_1

#define RTC_TSTR_HT_1   (0x2UL << RTC_TSTR_HT_Pos)

0x00200000

◆ RTC_TSTR_HT_Msk

#define RTC_TSTR_HT_Msk   (0x3UL << RTC_TSTR_HT_Pos)

0x00300000

◆ RTC_TSTR_HU_0

#define RTC_TSTR_HU_0   (0x1UL << RTC_TSTR_HU_Pos)

0x00010000

◆ RTC_TSTR_HU_1

#define RTC_TSTR_HU_1   (0x2UL << RTC_TSTR_HU_Pos)

0x00020000

◆ RTC_TSTR_HU_2

#define RTC_TSTR_HU_2   (0x4UL << RTC_TSTR_HU_Pos)

0x00040000

◆ RTC_TSTR_HU_3

#define RTC_TSTR_HU_3   (0x8UL << RTC_TSTR_HU_Pos)

0x00080000

◆ RTC_TSTR_HU_Msk

#define RTC_TSTR_HU_Msk   (0xFUL << RTC_TSTR_HU_Pos)

0x000F0000

◆ RTC_TSTR_MNT_0

#define RTC_TSTR_MNT_0   (0x1UL << RTC_TSTR_MNT_Pos)

0x00001000

◆ RTC_TSTR_MNT_1

#define RTC_TSTR_MNT_1   (0x2UL << RTC_TSTR_MNT_Pos)

0x00002000

◆ RTC_TSTR_MNT_2

#define RTC_TSTR_MNT_2   (0x4UL << RTC_TSTR_MNT_Pos)

0x00004000

◆ RTC_TSTR_MNT_Msk

#define RTC_TSTR_MNT_Msk   (0x7UL << RTC_TSTR_MNT_Pos)

0x00007000

◆ RTC_TSTR_MNU_0

#define RTC_TSTR_MNU_0   (0x1UL << RTC_TSTR_MNU_Pos)

0x00000100

◆ RTC_TSTR_MNU_1

#define RTC_TSTR_MNU_1   (0x2UL << RTC_TSTR_MNU_Pos)

0x00000200

◆ RTC_TSTR_MNU_2

#define RTC_TSTR_MNU_2   (0x4UL << RTC_TSTR_MNU_Pos)

0x00000400

◆ RTC_TSTR_MNU_3

#define RTC_TSTR_MNU_3   (0x8UL << RTC_TSTR_MNU_Pos)

0x00000800

◆ RTC_TSTR_MNU_Msk

#define RTC_TSTR_MNU_Msk   (0xFUL << RTC_TSTR_MNU_Pos)

0x00000F00

◆ RTC_TSTR_PM_Msk

#define RTC_TSTR_PM_Msk   (0x1UL << RTC_TSTR_PM_Pos)

0x00400000

◆ RTC_TSTR_ST_0

#define RTC_TSTR_ST_0   (0x1UL << RTC_TSTR_ST_Pos)

0x00000010

◆ RTC_TSTR_ST_1

#define RTC_TSTR_ST_1   (0x2UL << RTC_TSTR_ST_Pos)

0x00000020

◆ RTC_TSTR_ST_2

#define RTC_TSTR_ST_2   (0x4UL << RTC_TSTR_ST_Pos)

0x00000040

◆ RTC_TSTR_ST_Msk

#define RTC_TSTR_ST_Msk   (0x7UL << RTC_TSTR_ST_Pos)

0x00000070

◆ RTC_TSTR_SU_0

#define RTC_TSTR_SU_0   (0x1UL << RTC_TSTR_SU_Pos)

0x00000001

◆ RTC_TSTR_SU_1

#define RTC_TSTR_SU_1   (0x2UL << RTC_TSTR_SU_Pos)

0x00000002

◆ RTC_TSTR_SU_2

#define RTC_TSTR_SU_2   (0x4UL << RTC_TSTR_SU_Pos)

0x00000004

◆ RTC_TSTR_SU_3

#define RTC_TSTR_SU_3   (0x8UL << RTC_TSTR_SU_Pos)

0x00000008

◆ RTC_TSTR_SU_Msk

#define RTC_TSTR_SU_Msk   (0xFUL << RTC_TSTR_SU_Pos)

0x0000000F

◆ RTC_WPR_KEY_Msk

#define RTC_WPR_KEY_Msk   (0xFFUL << RTC_WPR_KEY_Pos)

0x000000FF

◆ RTC_WUTR_WUT_Msk

#define RTC_WUTR_WUT_Msk   (0xFFFFUL << RTC_WUTR_WUT_Pos)

0x0000FFFF

◆ SAI_GCR_SYNCIN

#define SAI_GCR_SYNCIN   SAI_GCR_SYNCIN_Msk

SYNCIN[1:0] bits (Synchronization Inputs)

◆ SAI_GCR_SYNCIN_0

#define SAI_GCR_SYNCIN_0   (0x1UL << SAI_GCR_SYNCIN_Pos)

0x00000001

◆ SAI_GCR_SYNCIN_1

#define SAI_GCR_SYNCIN_1   (0x2UL << SAI_GCR_SYNCIN_Pos)

0x00000002

◆ SAI_GCR_SYNCIN_Msk

#define SAI_GCR_SYNCIN_Msk   (0x3UL << SAI_GCR_SYNCIN_Pos)

0x00000003

◆ SAI_GCR_SYNCOUT

#define SAI_GCR_SYNCOUT   SAI_GCR_SYNCOUT_Msk

SYNCOUT[1:0] bits (Synchronization Outputs)

◆ SAI_GCR_SYNCOUT_0

#define SAI_GCR_SYNCOUT_0   (0x1UL << SAI_GCR_SYNCOUT_Pos)

0x00000010

◆ SAI_GCR_SYNCOUT_1

#define SAI_GCR_SYNCOUT_1   (0x2UL << SAI_GCR_SYNCOUT_Pos)

0x00000020

◆ SAI_GCR_SYNCOUT_Msk

#define SAI_GCR_SYNCOUT_Msk   (0x3UL << SAI_GCR_SYNCOUT_Pos)

0x00000030

◆ SAI_xCLRFR_CAFSDET

#define SAI_xCLRFR_CAFSDET   SAI_xCLRFR_CAFSDET_Msk

Clear Anticipated frame synchronization detection

◆ SAI_xCLRFR_CAFSDET_Msk

#define SAI_xCLRFR_CAFSDET_Msk   (0x1UL << SAI_xCLRFR_CAFSDET_Pos)

0x00000020

◆ SAI_xCLRFR_CCNRDY

#define SAI_xCLRFR_CCNRDY   SAI_xCLRFR_CCNRDY_Msk

Clear Codec not ready

◆ SAI_xCLRFR_CCNRDY_Msk

#define SAI_xCLRFR_CCNRDY_Msk   (0x1UL << SAI_xCLRFR_CCNRDY_Pos)

0x00000010

◆ SAI_xCLRFR_CFREQ

#define SAI_xCLRFR_CFREQ   SAI_xCLRFR_CFREQ_Msk

Clear FIFO request

◆ SAI_xCLRFR_CFREQ_Msk

#define SAI_xCLRFR_CFREQ_Msk   (0x1UL << SAI_xCLRFR_CFREQ_Pos)

0x00000008

◆ SAI_xCLRFR_CLFSDET

#define SAI_xCLRFR_CLFSDET   SAI_xCLRFR_CLFSDET_Msk

Clear Late frame synchronization detection

◆ SAI_xCLRFR_CLFSDET_Msk

#define SAI_xCLRFR_CLFSDET_Msk   (0x1UL << SAI_xCLRFR_CLFSDET_Pos)

0x00000040

◆ SAI_xCLRFR_CMUTEDET

#define SAI_xCLRFR_CMUTEDET   SAI_xCLRFR_CMUTEDET_Msk

Clear Mute detection

◆ SAI_xCLRFR_CMUTEDET_Msk

#define SAI_xCLRFR_CMUTEDET_Msk   (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)

0x00000002

◆ SAI_xCLRFR_COVRUDR

#define SAI_xCLRFR_COVRUDR   SAI_xCLRFR_COVRUDR_Msk

Clear Overrun underrun

◆ SAI_xCLRFR_COVRUDR_Msk

#define SAI_xCLRFR_COVRUDR_Msk   (0x1UL << SAI_xCLRFR_COVRUDR_Pos)

0x00000001

◆ SAI_xCLRFR_CWCKCFG

#define SAI_xCLRFR_CWCKCFG   SAI_xCLRFR_CWCKCFG_Msk

Clear Wrong Clock Configuration

◆ SAI_xCLRFR_CWCKCFG_Msk

#define SAI_xCLRFR_CWCKCFG_Msk   (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)

0x00000004

◆ SAI_xCR1_CKSTR

#define SAI_xCR1_CKSTR   SAI_xCR1_CKSTR_Msk

ClocK STRobing edge

◆ SAI_xCR1_CKSTR_Msk

#define SAI_xCR1_CKSTR_Msk   (0x1UL << SAI_xCR1_CKSTR_Pos)

0x00000200

◆ SAI_xCR1_DMAEN

#define SAI_xCR1_DMAEN   SAI_xCR1_DMAEN_Msk

DMA enable

◆ SAI_xCR1_DMAEN_Msk

#define SAI_xCR1_DMAEN_Msk   (0x1UL << SAI_xCR1_DMAEN_Pos)

0x00020000

◆ SAI_xCR1_DS

#define SAI_xCR1_DS   SAI_xCR1_DS_Msk

DS[1:0] bits (Data Size)

◆ SAI_xCR1_DS_0

#define SAI_xCR1_DS_0   (0x1UL << SAI_xCR1_DS_Pos)

0x00000020

◆ SAI_xCR1_DS_1

#define SAI_xCR1_DS_1   (0x2UL << SAI_xCR1_DS_Pos)

0x00000040

◆ SAI_xCR1_DS_2

#define SAI_xCR1_DS_2   (0x4UL << SAI_xCR1_DS_Pos)

0x00000080

◆ SAI_xCR1_DS_Msk

#define SAI_xCR1_DS_Msk   (0x7UL << SAI_xCR1_DS_Pos)

0x000000E0

◆ SAI_xCR1_LSBFIRST

#define SAI_xCR1_LSBFIRST   SAI_xCR1_LSBFIRST_Msk

LSB First Configuration

◆ SAI_xCR1_LSBFIRST_Msk

#define SAI_xCR1_LSBFIRST_Msk   (0x1UL << SAI_xCR1_LSBFIRST_Pos)

0x00000100

◆ SAI_xCR1_MCKDIV

#define SAI_xCR1_MCKDIV   SAI_xCR1_MCKDIV_Msk

MCKDIV[3:0] (Master ClocK Divider)

◆ SAI_xCR1_MCKDIV_0

#define SAI_xCR1_MCKDIV_0   (0x1UL << SAI_xCR1_MCKDIV_Pos)

0x00100000

◆ SAI_xCR1_MCKDIV_1

#define SAI_xCR1_MCKDIV_1   (0x2UL << SAI_xCR1_MCKDIV_Pos)

0x00200000

◆ SAI_xCR1_MCKDIV_2

#define SAI_xCR1_MCKDIV_2   (0x4UL << SAI_xCR1_MCKDIV_Pos)

0x00400000

◆ SAI_xCR1_MCKDIV_3

#define SAI_xCR1_MCKDIV_3   (0x8UL << SAI_xCR1_MCKDIV_Pos)

0x00800000

◆ SAI_xCR1_MCKDIV_Msk

#define SAI_xCR1_MCKDIV_Msk   (0xFUL << SAI_xCR1_MCKDIV_Pos)

0x00F00000

◆ SAI_xCR1_MODE

#define SAI_xCR1_MODE   SAI_xCR1_MODE_Msk

MODE[1:0] bits (Audio Block Mode)

◆ SAI_xCR1_MODE_0

#define SAI_xCR1_MODE_0   (0x1UL << SAI_xCR1_MODE_Pos)

0x00000001

◆ SAI_xCR1_MODE_1

#define SAI_xCR1_MODE_1   (0x2UL << SAI_xCR1_MODE_Pos)

0x00000002

◆ SAI_xCR1_MODE_Msk

#define SAI_xCR1_MODE_Msk   (0x3UL << SAI_xCR1_MODE_Pos)

0x00000003

◆ SAI_xCR1_MONO

#define SAI_xCR1_MONO   SAI_xCR1_MONO_Msk

Mono mode

◆ SAI_xCR1_MONO_Msk

#define SAI_xCR1_MONO_Msk   (0x1UL << SAI_xCR1_MONO_Pos)

0x00001000

◆ SAI_xCR1_NODIV

#define SAI_xCR1_NODIV   SAI_xCR1_NODIV_Msk

No Divider Configuration

◆ SAI_xCR1_NODIV_Msk

#define SAI_xCR1_NODIV_Msk   (0x1UL << SAI_xCR1_NODIV_Pos)

0x00080000

◆ SAI_xCR1_OUTDRIV

#define SAI_xCR1_OUTDRIV   SAI_xCR1_OUTDRIV_Msk

Output Drive

◆ SAI_xCR1_OUTDRIV_Msk

#define SAI_xCR1_OUTDRIV_Msk   (0x1UL << SAI_xCR1_OUTDRIV_Pos)

0x00002000

◆ SAI_xCR1_PRTCFG

#define SAI_xCR1_PRTCFG   SAI_xCR1_PRTCFG_Msk

PRTCFG[1:0] bits (Protocol Configuration)

◆ SAI_xCR1_PRTCFG_0

#define SAI_xCR1_PRTCFG_0   (0x1UL << SAI_xCR1_PRTCFG_Pos)

0x00000004

◆ SAI_xCR1_PRTCFG_1

#define SAI_xCR1_PRTCFG_1   (0x2UL << SAI_xCR1_PRTCFG_Pos)

0x00000008

◆ SAI_xCR1_PRTCFG_Msk

#define SAI_xCR1_PRTCFG_Msk   (0x3UL << SAI_xCR1_PRTCFG_Pos)

0x0000000C

◆ SAI_xCR1_SAIEN

#define SAI_xCR1_SAIEN   SAI_xCR1_SAIEN_Msk

Audio Block enable

◆ SAI_xCR1_SAIEN_Msk

#define SAI_xCR1_SAIEN_Msk   (0x1UL << SAI_xCR1_SAIEN_Pos)

0x00010000

◆ SAI_xCR1_SYNCEN

#define SAI_xCR1_SYNCEN   SAI_xCR1_SYNCEN_Msk

SYNCEN[1:0](SYNChronization ENable)

◆ SAI_xCR1_SYNCEN_0

#define SAI_xCR1_SYNCEN_0   (0x1UL << SAI_xCR1_SYNCEN_Pos)

0x00000400

◆ SAI_xCR1_SYNCEN_1

#define SAI_xCR1_SYNCEN_1   (0x2UL << SAI_xCR1_SYNCEN_Pos)

0x00000800

◆ SAI_xCR1_SYNCEN_Msk

#define SAI_xCR1_SYNCEN_Msk   (0x3UL << SAI_xCR1_SYNCEN_Pos)

0x00000C00

◆ SAI_xCR2_COMP

#define SAI_xCR2_COMP   SAI_xCR2_COMP_Msk

COMP[1:0] (Companding mode)

◆ SAI_xCR2_COMP_0

#define SAI_xCR2_COMP_0   (0x1UL << SAI_xCR2_COMP_Pos)

0x00004000

◆ SAI_xCR2_COMP_1

#define SAI_xCR2_COMP_1   (0x2UL << SAI_xCR2_COMP_Pos)

0x00008000

◆ SAI_xCR2_COMP_Msk

#define SAI_xCR2_COMP_Msk   (0x3UL << SAI_xCR2_COMP_Pos)

0x0000C000

◆ SAI_xCR2_CPL

#define SAI_xCR2_CPL   SAI_xCR2_CPL_Msk

Complement Bit

◆ SAI_xCR2_CPL_Msk

#define SAI_xCR2_CPL_Msk   (0x1UL << SAI_xCR2_CPL_Pos)

0x00002000

◆ SAI_xCR2_FFLUSH

#define SAI_xCR2_FFLUSH   SAI_xCR2_FFLUSH_Msk

Fifo FLUSH

◆ SAI_xCR2_FFLUSH_Msk

#define SAI_xCR2_FFLUSH_Msk   (0x1UL << SAI_xCR2_FFLUSH_Pos)

0x00000008

◆ SAI_xCR2_FTH

#define SAI_xCR2_FTH   SAI_xCR2_FTH_Msk

FTH[2:0](Fifo THreshold)

◆ SAI_xCR2_FTH_0

#define SAI_xCR2_FTH_0   (0x1UL << SAI_xCR2_FTH_Pos)

0x00000001

◆ SAI_xCR2_FTH_1

#define SAI_xCR2_FTH_1   (0x2UL << SAI_xCR2_FTH_Pos)

0x00000002

◆ SAI_xCR2_FTH_2

#define SAI_xCR2_FTH_2   (0x4UL << SAI_xCR2_FTH_Pos)

0x00000004

◆ SAI_xCR2_FTH_Msk

#define SAI_xCR2_FTH_Msk   (0x7UL << SAI_xCR2_FTH_Pos)

0x00000007

◆ SAI_xCR2_MUTE

#define SAI_xCR2_MUTE   SAI_xCR2_MUTE_Msk

Mute mode

◆ SAI_xCR2_MUTE_Msk

#define SAI_xCR2_MUTE_Msk   (0x1UL << SAI_xCR2_MUTE_Pos)

0x00000020

◆ SAI_xCR2_MUTECNT

#define SAI_xCR2_MUTECNT   SAI_xCR2_MUTECNT_Msk

MUTECNT[5:0] (MUTE counter)

◆ SAI_xCR2_MUTECNT_0

#define SAI_xCR2_MUTECNT_0   (0x01UL << SAI_xCR2_MUTECNT_Pos)

0x00000080

◆ SAI_xCR2_MUTECNT_1

#define SAI_xCR2_MUTECNT_1   (0x02UL << SAI_xCR2_MUTECNT_Pos)

0x00000100

◆ SAI_xCR2_MUTECNT_2

#define SAI_xCR2_MUTECNT_2   (0x04UL << SAI_xCR2_MUTECNT_Pos)

0x00000200

◆ SAI_xCR2_MUTECNT_3

#define SAI_xCR2_MUTECNT_3   (0x08UL << SAI_xCR2_MUTECNT_Pos)

0x00000400

◆ SAI_xCR2_MUTECNT_4

#define SAI_xCR2_MUTECNT_4   (0x10UL << SAI_xCR2_MUTECNT_Pos)

0x00000800

◆ SAI_xCR2_MUTECNT_5

#define SAI_xCR2_MUTECNT_5   (0x20UL << SAI_xCR2_MUTECNT_Pos)

0x00001000

◆ SAI_xCR2_MUTECNT_Msk

#define SAI_xCR2_MUTECNT_Msk   (0x3FUL << SAI_xCR2_MUTECNT_Pos)

0x00001F80

◆ SAI_xCR2_MUTEVAL

#define SAI_xCR2_MUTEVAL   SAI_xCR2_MUTEVAL_Msk

Muate value

◆ SAI_xCR2_MUTEVAL_Msk

#define SAI_xCR2_MUTEVAL_Msk   (0x1UL << SAI_xCR2_MUTEVAL_Pos)

0x00000040

◆ SAI_xCR2_TRIS

#define SAI_xCR2_TRIS   SAI_xCR2_TRIS_Msk

TRIState Management on data line

◆ SAI_xCR2_TRIS_Msk

#define SAI_xCR2_TRIS_Msk   (0x1UL << SAI_xCR2_TRIS_Pos)

0x00000010

◆ SAI_xDR_DATA_Msk

#define SAI_xDR_DATA_Msk   (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)

0xFFFFFFFF

◆ SAI_xFRCR_FRL

#define SAI_xFRCR_FRL   SAI_xFRCR_FRL_Msk

FRL[7:0](Frame length)

◆ SAI_xFRCR_FRL_0

#define SAI_xFRCR_FRL_0   (0x01UL << SAI_xFRCR_FRL_Pos)

0x00000001

◆ SAI_xFRCR_FRL_1

#define SAI_xFRCR_FRL_1   (0x02UL << SAI_xFRCR_FRL_Pos)

0x00000002

◆ SAI_xFRCR_FRL_2

#define SAI_xFRCR_FRL_2   (0x04UL << SAI_xFRCR_FRL_Pos)

0x00000004

◆ SAI_xFRCR_FRL_3

#define SAI_xFRCR_FRL_3   (0x08UL << SAI_xFRCR_FRL_Pos)

0x00000008

◆ SAI_xFRCR_FRL_4

#define SAI_xFRCR_FRL_4   (0x10UL << SAI_xFRCR_FRL_Pos)

0x00000010

◆ SAI_xFRCR_FRL_5

#define SAI_xFRCR_FRL_5   (0x20UL << SAI_xFRCR_FRL_Pos)

0x00000020

◆ SAI_xFRCR_FRL_6

#define SAI_xFRCR_FRL_6   (0x40UL << SAI_xFRCR_FRL_Pos)

0x00000040

◆ SAI_xFRCR_FRL_7

#define SAI_xFRCR_FRL_7   (0x80UL << SAI_xFRCR_FRL_Pos)

0x00000080

◆ SAI_xFRCR_FRL_Msk

#define SAI_xFRCR_FRL_Msk   (0xFFUL << SAI_xFRCR_FRL_Pos)

0x000000FF

◆ SAI_xFRCR_FSALL

#define SAI_xFRCR_FSALL   SAI_xFRCR_FSALL_Msk

FRL[6:0] (Frame synchronization active level length)

◆ SAI_xFRCR_FSALL_0

#define SAI_xFRCR_FSALL_0   (0x01UL << SAI_xFRCR_FSALL_Pos)

0x00000100

◆ SAI_xFRCR_FSALL_1

#define SAI_xFRCR_FSALL_1   (0x02UL << SAI_xFRCR_FSALL_Pos)

0x00000200

◆ SAI_xFRCR_FSALL_2

#define SAI_xFRCR_FSALL_2   (0x04UL << SAI_xFRCR_FSALL_Pos)

0x00000400

◆ SAI_xFRCR_FSALL_3

#define SAI_xFRCR_FSALL_3   (0x08UL << SAI_xFRCR_FSALL_Pos)

0x00000800

◆ SAI_xFRCR_FSALL_4

#define SAI_xFRCR_FSALL_4   (0x10UL << SAI_xFRCR_FSALL_Pos)

0x00001000

◆ SAI_xFRCR_FSALL_5

#define SAI_xFRCR_FSALL_5   (0x20UL << SAI_xFRCR_FSALL_Pos)

0x00002000

◆ SAI_xFRCR_FSALL_6

#define SAI_xFRCR_FSALL_6   (0x40UL << SAI_xFRCR_FSALL_Pos)

0x00004000

◆ SAI_xFRCR_FSALL_Msk

#define SAI_xFRCR_FSALL_Msk   (0x7FUL << SAI_xFRCR_FSALL_Pos)

0x00007F00

◆ SAI_xFRCR_FSDEF

#define SAI_xFRCR_FSDEF   SAI_xFRCR_FSDEF_Msk

Frame Synchronization Definition

◆ SAI_xFRCR_FSDEF_Msk

#define SAI_xFRCR_FSDEF_Msk   (0x1UL << SAI_xFRCR_FSDEF_Pos)

0x00010000

◆ SAI_xFRCR_FSOFF

#define SAI_xFRCR_FSOFF   SAI_xFRCR_FSOFF_Msk

Frame Synchronization OFFset

◆ SAI_xFRCR_FSOFF_Msk

#define SAI_xFRCR_FSOFF_Msk   (0x1UL << SAI_xFRCR_FSOFF_Pos)

0x00040000

◆ SAI_xFRCR_FSPOL

#define SAI_xFRCR_FSPOL   SAI_xFRCR_FSPOL_Msk

Frame Synchronization POLarity

◆ SAI_xFRCR_FSPOL_Msk

#define SAI_xFRCR_FSPOL_Msk   (0x1UL << SAI_xFRCR_FSPOL_Pos)

0x00020000

◆ SAI_xIMR_AFSDETIE

#define SAI_xIMR_AFSDETIE   SAI_xIMR_AFSDETIE_Msk

Anticipated frame synchronization detection interrupt enable

◆ SAI_xIMR_AFSDETIE_Msk

#define SAI_xIMR_AFSDETIE_Msk   (0x1UL << SAI_xIMR_AFSDETIE_Pos)

0x00000020

◆ SAI_xIMR_CNRDYIE

#define SAI_xIMR_CNRDYIE   SAI_xIMR_CNRDYIE_Msk

Codec not ready interrupt enable

◆ SAI_xIMR_CNRDYIE_Msk

#define SAI_xIMR_CNRDYIE_Msk   (0x1UL << SAI_xIMR_CNRDYIE_Pos)

0x00000010

◆ SAI_xIMR_FREQIE

#define SAI_xIMR_FREQIE   SAI_xIMR_FREQIE_Msk

FIFO request interrupt enable

◆ SAI_xIMR_FREQIE_Msk

#define SAI_xIMR_FREQIE_Msk   (0x1UL << SAI_xIMR_FREQIE_Pos)

0x00000008

◆ SAI_xIMR_LFSDETIE

#define SAI_xIMR_LFSDETIE   SAI_xIMR_LFSDETIE_Msk

Late frame synchronization detection interrupt enable

◆ SAI_xIMR_LFSDETIE_Msk

#define SAI_xIMR_LFSDETIE_Msk   (0x1UL << SAI_xIMR_LFSDETIE_Pos)

0x00000040

◆ SAI_xIMR_MUTEDETIE

#define SAI_xIMR_MUTEDETIE   SAI_xIMR_MUTEDETIE_Msk

Mute detection interrupt enable

◆ SAI_xIMR_MUTEDETIE_Msk

#define SAI_xIMR_MUTEDETIE_Msk   (0x1UL << SAI_xIMR_MUTEDETIE_Pos)

0x00000002

◆ SAI_xIMR_OVRUDRIE

#define SAI_xIMR_OVRUDRIE   SAI_xIMR_OVRUDRIE_Msk

Overrun underrun interrupt enable

◆ SAI_xIMR_OVRUDRIE_Msk

#define SAI_xIMR_OVRUDRIE_Msk   (0x1UL << SAI_xIMR_OVRUDRIE_Pos)

0x00000001

◆ SAI_xIMR_WCKCFGIE

#define SAI_xIMR_WCKCFGIE   SAI_xIMR_WCKCFGIE_Msk

Wrong Clock Configuration interrupt enable

◆ SAI_xIMR_WCKCFGIE_Msk

#define SAI_xIMR_WCKCFGIE_Msk   (0x1UL << SAI_xIMR_WCKCFGIE_Pos)

0x00000004

◆ SAI_xSLOTR_FBOFF

#define SAI_xSLOTR_FBOFF   SAI_xSLOTR_FBOFF_Msk

FRL[4:0](First Bit Offset)

◆ SAI_xSLOTR_FBOFF_0

#define SAI_xSLOTR_FBOFF_0   (0x01UL << SAI_xSLOTR_FBOFF_Pos)

0x00000001

◆ SAI_xSLOTR_FBOFF_1

#define SAI_xSLOTR_FBOFF_1   (0x02UL << SAI_xSLOTR_FBOFF_Pos)

0x00000002

◆ SAI_xSLOTR_FBOFF_2

#define SAI_xSLOTR_FBOFF_2   (0x04UL << SAI_xSLOTR_FBOFF_Pos)

0x00000004

◆ SAI_xSLOTR_FBOFF_3

#define SAI_xSLOTR_FBOFF_3   (0x08UL << SAI_xSLOTR_FBOFF_Pos)

0x00000008

◆ SAI_xSLOTR_FBOFF_4

#define SAI_xSLOTR_FBOFF_4   (0x10UL << SAI_xSLOTR_FBOFF_Pos)

0x00000010

◆ SAI_xSLOTR_FBOFF_Msk

#define SAI_xSLOTR_FBOFF_Msk   (0x1FUL << SAI_xSLOTR_FBOFF_Pos)

0x0000001F

◆ SAI_xSLOTR_NBSLOT

#define SAI_xSLOTR_NBSLOT   SAI_xSLOTR_NBSLOT_Msk

NBSLOT[3:0] (Number of Slot in audio Frame)

◆ SAI_xSLOTR_NBSLOT_0

#define SAI_xSLOTR_NBSLOT_0   (0x1UL << SAI_xSLOTR_NBSLOT_Pos)

0x00000100

◆ SAI_xSLOTR_NBSLOT_1

#define SAI_xSLOTR_NBSLOT_1   (0x2UL << SAI_xSLOTR_NBSLOT_Pos)

0x00000200

◆ SAI_xSLOTR_NBSLOT_2

#define SAI_xSLOTR_NBSLOT_2   (0x4UL << SAI_xSLOTR_NBSLOT_Pos)

0x00000400

◆ SAI_xSLOTR_NBSLOT_3

#define SAI_xSLOTR_NBSLOT_3   (0x8UL << SAI_xSLOTR_NBSLOT_Pos)

0x00000800

◆ SAI_xSLOTR_NBSLOT_Msk

#define SAI_xSLOTR_NBSLOT_Msk   (0xFUL << SAI_xSLOTR_NBSLOT_Pos)

0x00000F00

◆ SAI_xSLOTR_SLOTEN

#define SAI_xSLOTR_SLOTEN   SAI_xSLOTR_SLOTEN_Msk

SLOTEN[15:0] (Slot Enable)

◆ SAI_xSLOTR_SLOTEN_Msk

#define SAI_xSLOTR_SLOTEN_Msk   (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)

0xFFFF0000

◆ SAI_xSLOTR_SLOTSZ

#define SAI_xSLOTR_SLOTSZ   SAI_xSLOTR_SLOTSZ_Msk

SLOTSZ[1:0] (Slot size)

◆ SAI_xSLOTR_SLOTSZ_0

#define SAI_xSLOTR_SLOTSZ_0   (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)

0x00000040

◆ SAI_xSLOTR_SLOTSZ_1

#define SAI_xSLOTR_SLOTSZ_1   (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)

0x00000080

◆ SAI_xSLOTR_SLOTSZ_Msk

#define SAI_xSLOTR_SLOTSZ_Msk   (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)

0x000000C0

◆ SAI_xSR_AFSDET

#define SAI_xSR_AFSDET   SAI_xSR_AFSDET_Msk

Anticipated frame synchronization detection

◆ SAI_xSR_AFSDET_Msk

#define SAI_xSR_AFSDET_Msk   (0x1UL << SAI_xSR_AFSDET_Pos)

0x00000020

◆ SAI_xSR_CNRDY

#define SAI_xSR_CNRDY   SAI_xSR_CNRDY_Msk

Codec not ready

◆ SAI_xSR_CNRDY_Msk

#define SAI_xSR_CNRDY_Msk   (0x1UL << SAI_xSR_CNRDY_Pos)

0x00000010

◆ SAI_xSR_FLVL

#define SAI_xSR_FLVL   SAI_xSR_FLVL_Msk

FLVL[2:0] (FIFO Level Threshold)

◆ SAI_xSR_FLVL_0

#define SAI_xSR_FLVL_0   (0x1UL << SAI_xSR_FLVL_Pos)

0x00010000

◆ SAI_xSR_FLVL_1

#define SAI_xSR_FLVL_1   (0x2UL << SAI_xSR_FLVL_Pos)

0x00020000

◆ SAI_xSR_FLVL_2

#define SAI_xSR_FLVL_2   (0x4UL << SAI_xSR_FLVL_Pos)

0x00040000

◆ SAI_xSR_FLVL_Msk

#define SAI_xSR_FLVL_Msk   (0x7UL << SAI_xSR_FLVL_Pos)

0x00070000

◆ SAI_xSR_FREQ

#define SAI_xSR_FREQ   SAI_xSR_FREQ_Msk

FIFO request

◆ SAI_xSR_FREQ_Msk

#define SAI_xSR_FREQ_Msk   (0x1UL << SAI_xSR_FREQ_Pos)

0x00000008

◆ SAI_xSR_LFSDET

#define SAI_xSR_LFSDET   SAI_xSR_LFSDET_Msk

Late frame synchronization detection

◆ SAI_xSR_LFSDET_Msk

#define SAI_xSR_LFSDET_Msk   (0x1UL << SAI_xSR_LFSDET_Pos)

0x00000040

◆ SAI_xSR_MUTEDET

#define SAI_xSR_MUTEDET   SAI_xSR_MUTEDET_Msk

Mute detection

◆ SAI_xSR_MUTEDET_Msk

#define SAI_xSR_MUTEDET_Msk   (0x1UL << SAI_xSR_MUTEDET_Pos)

0x00000002

◆ SAI_xSR_OVRUDR

#define SAI_xSR_OVRUDR   SAI_xSR_OVRUDR_Msk

Overrun underrun

◆ SAI_xSR_OVRUDR_Msk

#define SAI_xSR_OVRUDR_Msk   (0x1UL << SAI_xSR_OVRUDR_Pos)

0x00000001

◆ SAI_xSR_WCKCFG

#define SAI_xSR_WCKCFG   SAI_xSR_WCKCFG_Msk

Wrong Clock Configuration

◆ SAI_xSR_WCKCFG_Msk

#define SAI_xSR_WCKCFG_Msk   (0x1UL << SAI_xSR_WCKCFG_Pos)

0x00000004

◆ SDMMC_ARG_CMDARG

#define SDMMC_ARG_CMDARG   SDMMC_ARG_CMDARG_Msk

Command argument

◆ SDMMC_ARG_CMDARG_Msk

#define SDMMC_ARG_CMDARG_Msk   (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)

0xFFFFFFFF

◆ SDMMC_CLKCR_BYPASS

#define SDMMC_CLKCR_BYPASS   SDMMC_CLKCR_BYPASS_Msk

Clock divider bypass enable bit

◆ SDMMC_CLKCR_BYPASS_Msk

#define SDMMC_CLKCR_BYPASS_Msk   (0x1UL << SDMMC_CLKCR_BYPASS_Pos)

0x00000400

◆ SDMMC_CLKCR_CLKDIV

#define SDMMC_CLKCR_CLKDIV   SDMMC_CLKCR_CLKDIV_Msk

Clock divide factor

◆ SDMMC_CLKCR_CLKDIV_Msk

#define SDMMC_CLKCR_CLKDIV_Msk   (0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)

0x000000FF

◆ SDMMC_CLKCR_CLKEN

#define SDMMC_CLKCR_CLKEN   SDMMC_CLKCR_CLKEN_Msk

Clock enable bit

◆ SDMMC_CLKCR_CLKEN_Msk

#define SDMMC_CLKCR_CLKEN_Msk   (0x1UL << SDMMC_CLKCR_CLKEN_Pos)

0x00000100

◆ SDMMC_CLKCR_HWFC_EN

#define SDMMC_CLKCR_HWFC_EN   SDMMC_CLKCR_HWFC_EN_Msk

HW Flow Control enable

◆ SDMMC_CLKCR_HWFC_EN_Msk

#define SDMMC_CLKCR_HWFC_EN_Msk   (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)

0x00004000

◆ SDMMC_CLKCR_NEGEDGE

#define SDMMC_CLKCR_NEGEDGE   SDMMC_CLKCR_NEGEDGE_Msk

SDMMC_CK dephasing selection bit

◆ SDMMC_CLKCR_NEGEDGE_Msk

#define SDMMC_CLKCR_NEGEDGE_Msk   (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)

0x00002000

◆ SDMMC_CLKCR_PWRSAV

#define SDMMC_CLKCR_PWRSAV   SDMMC_CLKCR_PWRSAV_Msk

Power saving configuration bit

◆ SDMMC_CLKCR_PWRSAV_Msk

#define SDMMC_CLKCR_PWRSAV_Msk   (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)

0x00000200

◆ SDMMC_CLKCR_WIDBUS

#define SDMMC_CLKCR_WIDBUS   SDMMC_CLKCR_WIDBUS_Msk

WIDBUS[1:0] bits (Wide bus mode enable bit)

◆ SDMMC_CLKCR_WIDBUS_0

#define SDMMC_CLKCR_WIDBUS_0   (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)

0x0800

◆ SDMMC_CLKCR_WIDBUS_1

#define SDMMC_CLKCR_WIDBUS_1   (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)

0x1000

◆ SDMMC_CLKCR_WIDBUS_Msk

#define SDMMC_CLKCR_WIDBUS_Msk   (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)

0x00001800

◆ SDMMC_CMD_CMDINDEX

#define SDMMC_CMD_CMDINDEX   SDMMC_CMD_CMDINDEX_Msk

Command Index

◆ SDMMC_CMD_CMDINDEX_Msk

#define SDMMC_CMD_CMDINDEX_Msk   (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)

0x0000003F

◆ SDMMC_CMD_CPSMEN

#define SDMMC_CMD_CPSMEN   SDMMC_CMD_CPSMEN_Msk

Command path state machine (CPSM) Enable bit

◆ SDMMC_CMD_CPSMEN_Msk

#define SDMMC_CMD_CPSMEN_Msk   (0x1UL << SDMMC_CMD_CPSMEN_Pos)

0x00000400

◆ SDMMC_CMD_SDIOSUSPEND

#define SDMMC_CMD_SDIOSUSPEND   SDMMC_CMD_SDIOSUSPEND_Msk

SD I/O suspend command

◆ SDMMC_CMD_SDIOSUSPEND_Msk

#define SDMMC_CMD_SDIOSUSPEND_Msk   (0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)

0x00000800

◆ SDMMC_CMD_WAITINT

#define SDMMC_CMD_WAITINT   SDMMC_CMD_WAITINT_Msk

CPSM Waits for Interrupt Request

◆ SDMMC_CMD_WAITINT_Msk

#define SDMMC_CMD_WAITINT_Msk   (0x1UL << SDMMC_CMD_WAITINT_Pos)

0x00000100

◆ SDMMC_CMD_WAITPEND

#define SDMMC_CMD_WAITPEND   SDMMC_CMD_WAITPEND_Msk

CPSM Waits for ends of data transfer (CmdPend internal signal)

◆ SDMMC_CMD_WAITPEND_Msk

#define SDMMC_CMD_WAITPEND_Msk   (0x1UL << SDMMC_CMD_WAITPEND_Pos)

0x00000200

◆ SDMMC_CMD_WAITRESP

#define SDMMC_CMD_WAITRESP   SDMMC_CMD_WAITRESP_Msk

WAITRESP[1:0] bits (Wait for response bits)

◆ SDMMC_CMD_WAITRESP_0

#define SDMMC_CMD_WAITRESP_0   (0x1UL << SDMMC_CMD_WAITRESP_Pos)

0x0040

◆ SDMMC_CMD_WAITRESP_1

#define SDMMC_CMD_WAITRESP_1   (0x2UL << SDMMC_CMD_WAITRESP_Pos)

0x0080

◆ SDMMC_CMD_WAITRESP_Msk

#define SDMMC_CMD_WAITRESP_Msk   (0x3UL << SDMMC_CMD_WAITRESP_Pos)

0x000000C0

◆ SDMMC_DCOUNT_DATACOUNT

#define SDMMC_DCOUNT_DATACOUNT   SDMMC_DCOUNT_DATACOUNT_Msk

Data count value

◆ SDMMC_DCOUNT_DATACOUNT_Msk

#define SDMMC_DCOUNT_DATACOUNT_Msk   (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)

0x01FFFFFF

◆ SDMMC_DCTRL_DBLOCKSIZE

#define SDMMC_DCTRL_DBLOCKSIZE   SDMMC_DCTRL_DBLOCKSIZE_Msk

DBLOCKSIZE[3:0] bits (Data block size)

◆ SDMMC_DCTRL_DBLOCKSIZE_0

#define SDMMC_DCTRL_DBLOCKSIZE_0   (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)

0x0010

◆ SDMMC_DCTRL_DBLOCKSIZE_1

#define SDMMC_DCTRL_DBLOCKSIZE_1   (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)

0x0020

◆ SDMMC_DCTRL_DBLOCKSIZE_2

#define SDMMC_DCTRL_DBLOCKSIZE_2   (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)

0x0040

◆ SDMMC_DCTRL_DBLOCKSIZE_3

#define SDMMC_DCTRL_DBLOCKSIZE_3   (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)

0x0080

◆ SDMMC_DCTRL_DBLOCKSIZE_Msk

#define SDMMC_DCTRL_DBLOCKSIZE_Msk   (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)

0x000000F0

◆ SDMMC_DCTRL_DMAEN

#define SDMMC_DCTRL_DMAEN   SDMMC_DCTRL_DMAEN_Msk

DMA enabled bit

◆ SDMMC_DCTRL_DMAEN_Msk

#define SDMMC_DCTRL_DMAEN_Msk   (0x1UL << SDMMC_DCTRL_DMAEN_Pos)

0x00000008

◆ SDMMC_DCTRL_DTDIR

#define SDMMC_DCTRL_DTDIR   SDMMC_DCTRL_DTDIR_Msk

Data transfer direction selection

◆ SDMMC_DCTRL_DTDIR_Msk

#define SDMMC_DCTRL_DTDIR_Msk   (0x1UL << SDMMC_DCTRL_DTDIR_Pos)

0x00000002

◆ SDMMC_DCTRL_DTEN

#define SDMMC_DCTRL_DTEN   SDMMC_DCTRL_DTEN_Msk

Data transfer enabled bit

◆ SDMMC_DCTRL_DTEN_Msk

#define SDMMC_DCTRL_DTEN_Msk   (0x1UL << SDMMC_DCTRL_DTEN_Pos)

0x00000001

◆ SDMMC_DCTRL_DTMODE

#define SDMMC_DCTRL_DTMODE   SDMMC_DCTRL_DTMODE_Msk

Data transfer mode selection

◆ SDMMC_DCTRL_DTMODE_Msk

#define SDMMC_DCTRL_DTMODE_Msk   (0x1UL << SDMMC_DCTRL_DTMODE_Pos)

0x00000004

◆ SDMMC_DCTRL_RWMOD

#define SDMMC_DCTRL_RWMOD   SDMMC_DCTRL_RWMOD_Msk

Read wait mode

◆ SDMMC_DCTRL_RWMOD_Msk

#define SDMMC_DCTRL_RWMOD_Msk   (0x1UL << SDMMC_DCTRL_RWMOD_Pos)

0x00000400

◆ SDMMC_DCTRL_RWSTART

#define SDMMC_DCTRL_RWSTART   SDMMC_DCTRL_RWSTART_Msk

Read wait start

◆ SDMMC_DCTRL_RWSTART_Msk

#define SDMMC_DCTRL_RWSTART_Msk   (0x1UL << SDMMC_DCTRL_RWSTART_Pos)

0x00000100

◆ SDMMC_DCTRL_RWSTOP

#define SDMMC_DCTRL_RWSTOP   SDMMC_DCTRL_RWSTOP_Msk

Read wait stop

◆ SDMMC_DCTRL_RWSTOP_Msk

#define SDMMC_DCTRL_RWSTOP_Msk   (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)

0x00000200

◆ SDMMC_DCTRL_SDIOEN

#define SDMMC_DCTRL_SDIOEN   SDMMC_DCTRL_SDIOEN_Msk

SD I/O enable functions

◆ SDMMC_DCTRL_SDIOEN_Msk

#define SDMMC_DCTRL_SDIOEN_Msk   (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)

0x00000800

◆ SDMMC_DLEN_DATALENGTH

#define SDMMC_DLEN_DATALENGTH   SDMMC_DLEN_DATALENGTH_Msk

Data length value

◆ SDMMC_DLEN_DATALENGTH_Msk

#define SDMMC_DLEN_DATALENGTH_Msk   (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)

0x01FFFFFF

◆ SDMMC_DTIMER_DATATIME

#define SDMMC_DTIMER_DATATIME   SDMMC_DTIMER_DATATIME_Msk

Data timeout period.

◆ SDMMC_DTIMER_DATATIME_Msk

#define SDMMC_DTIMER_DATATIME_Msk   (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)

0xFFFFFFFF

◆ SDMMC_FIFO_FIFODATA

#define SDMMC_FIFO_FIFODATA   SDMMC_FIFO_FIFODATA_Msk

Receive and transmit FIFO data

◆ SDMMC_FIFO_FIFODATA_Msk

#define SDMMC_FIFO_FIFODATA_Msk   (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)

0xFFFFFFFF

◆ SDMMC_FIFOCNT_FIFOCOUNT

#define SDMMC_FIFOCNT_FIFOCOUNT   SDMMC_FIFOCNT_FIFOCOUNT_Msk

Remaining number of words to be written to or read from the FIFO

◆ SDMMC_FIFOCNT_FIFOCOUNT_Msk

#define SDMMC_FIFOCNT_FIFOCOUNT_Msk   (0xFFFFFFUL << SDMMC_FIFOCNT_FIFOCOUNT_Pos)

0x00FFFFFF

◆ SDMMC_ICR_CCRCFAILC

#define SDMMC_ICR_CCRCFAILC   SDMMC_ICR_CCRCFAILC_Msk

CCRCFAIL flag clear bit

◆ SDMMC_ICR_CCRCFAILC_Msk

#define SDMMC_ICR_CCRCFAILC_Msk   (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)

0x00000001

◆ SDMMC_ICR_CMDRENDC

#define SDMMC_ICR_CMDRENDC   SDMMC_ICR_CMDRENDC_Msk

CMDREND flag clear bit

◆ SDMMC_ICR_CMDRENDC_Msk

#define SDMMC_ICR_CMDRENDC_Msk   (0x1UL << SDMMC_ICR_CMDRENDC_Pos)

0x00000040

◆ SDMMC_ICR_CMDSENTC

#define SDMMC_ICR_CMDSENTC   SDMMC_ICR_CMDSENTC_Msk

CMDSENT flag clear bit

◆ SDMMC_ICR_CMDSENTC_Msk

#define SDMMC_ICR_CMDSENTC_Msk   (0x1UL << SDMMC_ICR_CMDSENTC_Pos)

0x00000080

◆ SDMMC_ICR_CTIMEOUTC

#define SDMMC_ICR_CTIMEOUTC   SDMMC_ICR_CTIMEOUTC_Msk

CTIMEOUT flag clear bit

◆ SDMMC_ICR_CTIMEOUTC_Msk

#define SDMMC_ICR_CTIMEOUTC_Msk   (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)

0x00000004

◆ SDMMC_ICR_DATAENDC

#define SDMMC_ICR_DATAENDC   SDMMC_ICR_DATAENDC_Msk

DATAEND flag clear bit

◆ SDMMC_ICR_DATAENDC_Msk

#define SDMMC_ICR_DATAENDC_Msk   (0x1UL << SDMMC_ICR_DATAENDC_Pos)

0x00000100

◆ SDMMC_ICR_DBCKENDC

#define SDMMC_ICR_DBCKENDC   SDMMC_ICR_DBCKENDC_Msk

DBCKEND flag clear bit

◆ SDMMC_ICR_DBCKENDC_Msk

#define SDMMC_ICR_DBCKENDC_Msk   (0x1UL << SDMMC_ICR_DBCKENDC_Pos)

0x00000400

◆ SDMMC_ICR_DCRCFAILC

#define SDMMC_ICR_DCRCFAILC   SDMMC_ICR_DCRCFAILC_Msk

DCRCFAIL flag clear bit

◆ SDMMC_ICR_DCRCFAILC_Msk

#define SDMMC_ICR_DCRCFAILC_Msk   (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)

0x00000002

◆ SDMMC_ICR_DTIMEOUTC

#define SDMMC_ICR_DTIMEOUTC   SDMMC_ICR_DTIMEOUTC_Msk

DTIMEOUT flag clear bit

◆ SDMMC_ICR_DTIMEOUTC_Msk

#define SDMMC_ICR_DTIMEOUTC_Msk   (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)

0x00000008

◆ SDMMC_ICR_RXOVERRC

#define SDMMC_ICR_RXOVERRC   SDMMC_ICR_RXOVERRC_Msk

RXOVERR flag clear bit

◆ SDMMC_ICR_RXOVERRC_Msk

#define SDMMC_ICR_RXOVERRC_Msk   (0x1UL << SDMMC_ICR_RXOVERRC_Pos)

0x00000020

◆ SDMMC_ICR_SDIOITC

#define SDMMC_ICR_SDIOITC   SDMMC_ICR_SDIOITC_Msk

SDMMCIT flag clear bit

◆ SDMMC_ICR_SDIOITC_Msk

#define SDMMC_ICR_SDIOITC_Msk   (0x1UL << SDMMC_ICR_SDIOITC_Pos)

0x00400000

◆ SDMMC_ICR_TXUNDERRC

#define SDMMC_ICR_TXUNDERRC   SDMMC_ICR_TXUNDERRC_Msk

TXUNDERR flag clear bit

◆ SDMMC_ICR_TXUNDERRC_Msk

#define SDMMC_ICR_TXUNDERRC_Msk   (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)

0x00000010

◆ SDMMC_MASK_CCRCFAILIE

#define SDMMC_MASK_CCRCFAILIE   SDMMC_MASK_CCRCFAILIE_Msk

Command CRC Fail Interrupt Enable

◆ SDMMC_MASK_CCRCFAILIE_Msk

#define SDMMC_MASK_CCRCFAILIE_Msk   (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)

0x00000001

◆ SDMMC_MASK_CMDACTIE

#define SDMMC_MASK_CMDACTIE   SDMMC_MASK_CMDACTIE_Msk

CCommand Acting Interrupt Enable

◆ SDMMC_MASK_CMDACTIE_Msk

#define SDMMC_MASK_CMDACTIE_Msk   (0x1UL << SDMMC_MASK_CMDACTIE_Pos)

0x00000800

◆ SDMMC_MASK_CMDRENDIE

#define SDMMC_MASK_CMDRENDIE   SDMMC_MASK_CMDRENDIE_Msk

Command Response Received Interrupt Enable

◆ SDMMC_MASK_CMDRENDIE_Msk

#define SDMMC_MASK_CMDRENDIE_Msk   (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)

0x00000040

◆ SDMMC_MASK_CMDSENTIE

#define SDMMC_MASK_CMDSENTIE   SDMMC_MASK_CMDSENTIE_Msk

Command Sent Interrupt Enable

◆ SDMMC_MASK_CMDSENTIE_Msk

#define SDMMC_MASK_CMDSENTIE_Msk   (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)

0x00000080

◆ SDMMC_MASK_CTIMEOUTIE

#define SDMMC_MASK_CTIMEOUTIE   SDMMC_MASK_CTIMEOUTIE_Msk

Command TimeOut Interrupt Enable

◆ SDMMC_MASK_CTIMEOUTIE_Msk

#define SDMMC_MASK_CTIMEOUTIE_Msk   (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)

0x00000004

◆ SDMMC_MASK_DATAENDIE

#define SDMMC_MASK_DATAENDIE   SDMMC_MASK_DATAENDIE_Msk

Data End Interrupt Enable

◆ SDMMC_MASK_DATAENDIE_Msk

#define SDMMC_MASK_DATAENDIE_Msk   (0x1UL << SDMMC_MASK_DATAENDIE_Pos)

0x00000100

◆ SDMMC_MASK_DBCKENDIE

#define SDMMC_MASK_DBCKENDIE   SDMMC_MASK_DBCKENDIE_Msk

Data Block End Interrupt Enable

◆ SDMMC_MASK_DBCKENDIE_Msk

#define SDMMC_MASK_DBCKENDIE_Msk   (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)

0x00000400

◆ SDMMC_MASK_DCRCFAILIE

#define SDMMC_MASK_DCRCFAILIE   SDMMC_MASK_DCRCFAILIE_Msk

Data CRC Fail Interrupt Enable

◆ SDMMC_MASK_DCRCFAILIE_Msk

#define SDMMC_MASK_DCRCFAILIE_Msk   (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)

0x00000002

◆ SDMMC_MASK_DTIMEOUTIE

#define SDMMC_MASK_DTIMEOUTIE   SDMMC_MASK_DTIMEOUTIE_Msk

Data TimeOut Interrupt Enable

◆ SDMMC_MASK_DTIMEOUTIE_Msk

#define SDMMC_MASK_DTIMEOUTIE_Msk   (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)

0x00000008

◆ SDMMC_MASK_RXACTIE

#define SDMMC_MASK_RXACTIE   SDMMC_MASK_RXACTIE_Msk

Data receive acting interrupt enabled

◆ SDMMC_MASK_RXACTIE_Msk

#define SDMMC_MASK_RXACTIE_Msk   (0x1UL << SDMMC_MASK_RXACTIE_Pos)

0x00002000

◆ SDMMC_MASK_RXDAVLIE

#define SDMMC_MASK_RXDAVLIE   SDMMC_MASK_RXDAVLIE_Msk

Data available in Rx FIFO interrupt Enable

◆ SDMMC_MASK_RXDAVLIE_Msk

#define SDMMC_MASK_RXDAVLIE_Msk   (0x1UL << SDMMC_MASK_RXDAVLIE_Pos)

0x00200000

◆ SDMMC_MASK_RXFIFOEIE

#define SDMMC_MASK_RXFIFOEIE   SDMMC_MASK_RXFIFOEIE_Msk

Rx FIFO Empty interrupt Enable

◆ SDMMC_MASK_RXFIFOEIE_Msk

#define SDMMC_MASK_RXFIFOEIE_Msk   (0x1UL << SDMMC_MASK_RXFIFOEIE_Pos)

0x00080000

◆ SDMMC_MASK_RXFIFOFIE

#define SDMMC_MASK_RXFIFOFIE   SDMMC_MASK_RXFIFOFIE_Msk

Rx FIFO Full interrupt Enable

◆ SDMMC_MASK_RXFIFOFIE_Msk

#define SDMMC_MASK_RXFIFOFIE_Msk   (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)

0x00020000

◆ SDMMC_MASK_RXFIFOHFIE

#define SDMMC_MASK_RXFIFOHFIE   SDMMC_MASK_RXFIFOHFIE_Msk

Rx FIFO Half Full interrupt Enable

◆ SDMMC_MASK_RXFIFOHFIE_Msk

#define SDMMC_MASK_RXFIFOHFIE_Msk   (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)

0x00008000

◆ SDMMC_MASK_RXOVERRIE

#define SDMMC_MASK_RXOVERRIE   SDMMC_MASK_RXOVERRIE_Msk

Rx FIFO OverRun Error Interrupt Enable

◆ SDMMC_MASK_RXOVERRIE_Msk

#define SDMMC_MASK_RXOVERRIE_Msk   (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)

0x00000020

◆ SDMMC_MASK_SDIOITIE

#define SDMMC_MASK_SDIOITIE   SDMMC_MASK_SDIOITIE_Msk

SDMMC Mode Interrupt Received interrupt Enable

◆ SDMMC_MASK_SDIOITIE_Msk

#define SDMMC_MASK_SDIOITIE_Msk   (0x1UL << SDMMC_MASK_SDIOITIE_Pos)

0x00400000

◆ SDMMC_MASK_TXACTIE

#define SDMMC_MASK_TXACTIE   SDMMC_MASK_TXACTIE_Msk

Data Transmit Acting Interrupt Enable

◆ SDMMC_MASK_TXACTIE_Msk

#define SDMMC_MASK_TXACTIE_Msk   (0x1UL << SDMMC_MASK_TXACTIE_Pos)

0x00001000

◆ SDMMC_MASK_TXDAVLIE

#define SDMMC_MASK_TXDAVLIE   SDMMC_MASK_TXDAVLIE_Msk

Data available in Tx FIFO interrupt Enable

◆ SDMMC_MASK_TXDAVLIE_Msk

#define SDMMC_MASK_TXDAVLIE_Msk   (0x1UL << SDMMC_MASK_TXDAVLIE_Pos)

0x00100000

◆ SDMMC_MASK_TXFIFOEIE

#define SDMMC_MASK_TXFIFOEIE   SDMMC_MASK_TXFIFOEIE_Msk

Tx FIFO Empty interrupt Enable

◆ SDMMC_MASK_TXFIFOEIE_Msk

#define SDMMC_MASK_TXFIFOEIE_Msk   (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)

0x00040000

◆ SDMMC_MASK_TXFIFOFIE

#define SDMMC_MASK_TXFIFOFIE   SDMMC_MASK_TXFIFOFIE_Msk

Tx FIFO Full interrupt Enable

◆ SDMMC_MASK_TXFIFOFIE_Msk

#define SDMMC_MASK_TXFIFOFIE_Msk   (0x1UL << SDMMC_MASK_TXFIFOFIE_Pos)

0x00010000

◆ SDMMC_MASK_TXFIFOHEIE

#define SDMMC_MASK_TXFIFOHEIE   SDMMC_MASK_TXFIFOHEIE_Msk

Tx FIFO Half Empty interrupt Enable

◆ SDMMC_MASK_TXFIFOHEIE_Msk

#define SDMMC_MASK_TXFIFOHEIE_Msk   (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)

0x00004000

◆ SDMMC_MASK_TXUNDERRIE

#define SDMMC_MASK_TXUNDERRIE   SDMMC_MASK_TXUNDERRIE_Msk

Tx FIFO UnderRun Error Interrupt Enable

◆ SDMMC_MASK_TXUNDERRIE_Msk

#define SDMMC_MASK_TXUNDERRIE_Msk   (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)

0x00000010

◆ SDMMC_POWER_PWRCTRL

#define SDMMC_POWER_PWRCTRL   SDMMC_POWER_PWRCTRL_Msk

PWRCTRL[1:0] bits (Power supply control bits)

◆ SDMMC_POWER_PWRCTRL_0

#define SDMMC_POWER_PWRCTRL_0   (0x1UL << SDMMC_POWER_PWRCTRL_Pos)

0x01

◆ SDMMC_POWER_PWRCTRL_1

#define SDMMC_POWER_PWRCTRL_1   (0x2UL << SDMMC_POWER_PWRCTRL_Pos)

0x02

◆ SDMMC_POWER_PWRCTRL_Msk

#define SDMMC_POWER_PWRCTRL_Msk   (0x3UL << SDMMC_POWER_PWRCTRL_Pos)

0x00000003

◆ SDMMC_RESP0_CARDSTATUS0

#define SDMMC_RESP0_CARDSTATUS0   SDMMC_RESP0_CARDSTATUS0_Msk

Card Status

◆ SDMMC_RESP0_CARDSTATUS0_Msk

#define SDMMC_RESP0_CARDSTATUS0_Msk   (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos)

0xFFFFFFFF

◆ SDMMC_RESP1_CARDSTATUS1

#define SDMMC_RESP1_CARDSTATUS1   SDMMC_RESP1_CARDSTATUS1_Msk

Card Status

◆ SDMMC_RESP1_CARDSTATUS1_Msk

#define SDMMC_RESP1_CARDSTATUS1_Msk   (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)

0xFFFFFFFF

◆ SDMMC_RESP2_CARDSTATUS2

#define SDMMC_RESP2_CARDSTATUS2   SDMMC_RESP2_CARDSTATUS2_Msk

Card Status

◆ SDMMC_RESP2_CARDSTATUS2_Msk

#define SDMMC_RESP2_CARDSTATUS2_Msk   (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)

0xFFFFFFFF

◆ SDMMC_RESP3_CARDSTATUS3

#define SDMMC_RESP3_CARDSTATUS3   SDMMC_RESP3_CARDSTATUS3_Msk

Card Status

◆ SDMMC_RESP3_CARDSTATUS3_Msk

#define SDMMC_RESP3_CARDSTATUS3_Msk   (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)

0xFFFFFFFF

◆ SDMMC_RESP4_CARDSTATUS4

#define SDMMC_RESP4_CARDSTATUS4   SDMMC_RESP4_CARDSTATUS4_Msk

Card Status

◆ SDMMC_RESP4_CARDSTATUS4_Msk

#define SDMMC_RESP4_CARDSTATUS4_Msk   (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)

0xFFFFFFFF

◆ SDMMC_RESPCMD_RESPCMD

#define SDMMC_RESPCMD_RESPCMD   SDMMC_RESPCMD_RESPCMD_Msk

Response command index

◆ SDMMC_RESPCMD_RESPCMD_Msk

#define SDMMC_RESPCMD_RESPCMD_Msk   (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)

0x0000003F

◆ SDMMC_STA_CCRCFAIL

#define SDMMC_STA_CCRCFAIL   SDMMC_STA_CCRCFAIL_Msk

Command response received (CRC check failed)

◆ SDMMC_STA_CCRCFAIL_Msk

#define SDMMC_STA_CCRCFAIL_Msk   (0x1UL << SDMMC_STA_CCRCFAIL_Pos)

0x00000001

◆ SDMMC_STA_CMDACT

#define SDMMC_STA_CMDACT   SDMMC_STA_CMDACT_Msk

Command transfer in progress

◆ SDMMC_STA_CMDACT_Msk

#define SDMMC_STA_CMDACT_Msk   (0x1UL << SDMMC_STA_CMDACT_Pos)

0x00000800

◆ SDMMC_STA_CMDREND

#define SDMMC_STA_CMDREND   SDMMC_STA_CMDREND_Msk

Command response received (CRC check passed)

◆ SDMMC_STA_CMDREND_Msk

#define SDMMC_STA_CMDREND_Msk   (0x1UL << SDMMC_STA_CMDREND_Pos)

0x00000040

◆ SDMMC_STA_CMDSENT

#define SDMMC_STA_CMDSENT   SDMMC_STA_CMDSENT_Msk

Command sent (no response required)

◆ SDMMC_STA_CMDSENT_Msk

#define SDMMC_STA_CMDSENT_Msk   (0x1UL << SDMMC_STA_CMDSENT_Pos)

0x00000080

◆ SDMMC_STA_CTIMEOUT

#define SDMMC_STA_CTIMEOUT   SDMMC_STA_CTIMEOUT_Msk

Command response timeout

◆ SDMMC_STA_CTIMEOUT_Msk

#define SDMMC_STA_CTIMEOUT_Msk   (0x1UL << SDMMC_STA_CTIMEOUT_Pos)

0x00000004

◆ SDMMC_STA_DATAEND

#define SDMMC_STA_DATAEND   SDMMC_STA_DATAEND_Msk

Data end (data counter, SDIDCOUNT, is zero)

◆ SDMMC_STA_DATAEND_Msk

#define SDMMC_STA_DATAEND_Msk   (0x1UL << SDMMC_STA_DATAEND_Pos)

0x00000100

◆ SDMMC_STA_DBCKEND

#define SDMMC_STA_DBCKEND   SDMMC_STA_DBCKEND_Msk

Data block sent/received (CRC check passed)

◆ SDMMC_STA_DBCKEND_Msk

#define SDMMC_STA_DBCKEND_Msk   (0x1UL << SDMMC_STA_DBCKEND_Pos)

0x00000400

◆ SDMMC_STA_DCRCFAIL

#define SDMMC_STA_DCRCFAIL   SDMMC_STA_DCRCFAIL_Msk

Data block sent/received (CRC check failed)

◆ SDMMC_STA_DCRCFAIL_Msk

#define SDMMC_STA_DCRCFAIL_Msk   (0x1UL << SDMMC_STA_DCRCFAIL_Pos)

0x00000002

◆ SDMMC_STA_DTIMEOUT

#define SDMMC_STA_DTIMEOUT   SDMMC_STA_DTIMEOUT_Msk

Data timeout

◆ SDMMC_STA_DTIMEOUT_Msk

#define SDMMC_STA_DTIMEOUT_Msk   (0x1UL << SDMMC_STA_DTIMEOUT_Pos)

0x00000008

◆ SDMMC_STA_RXACT

#define SDMMC_STA_RXACT   SDMMC_STA_RXACT_Msk

Data receive in progress

◆ SDMMC_STA_RXACT_Msk

#define SDMMC_STA_RXACT_Msk   (0x1UL << SDMMC_STA_RXACT_Pos)

0x00002000

◆ SDMMC_STA_RXDAVL

#define SDMMC_STA_RXDAVL   SDMMC_STA_RXDAVL_Msk

Data available in receive FIFO

◆ SDMMC_STA_RXDAVL_Msk

#define SDMMC_STA_RXDAVL_Msk   (0x1UL << SDMMC_STA_RXDAVL_Pos)

0x00200000

◆ SDMMC_STA_RXFIFOE

#define SDMMC_STA_RXFIFOE   SDMMC_STA_RXFIFOE_Msk

Receive FIFO empty

◆ SDMMC_STA_RXFIFOE_Msk

#define SDMMC_STA_RXFIFOE_Msk   (0x1UL << SDMMC_STA_RXFIFOE_Pos)

0x00080000

◆ SDMMC_STA_RXFIFOF

#define SDMMC_STA_RXFIFOF   SDMMC_STA_RXFIFOF_Msk

Receive FIFO full

◆ SDMMC_STA_RXFIFOF_Msk

#define SDMMC_STA_RXFIFOF_Msk   (0x1UL << SDMMC_STA_RXFIFOF_Pos)

0x00020000

◆ SDMMC_STA_RXFIFOHF

#define SDMMC_STA_RXFIFOHF   SDMMC_STA_RXFIFOHF_Msk

Receive FIFO Half Full: there are at least 8 words in the FIFO

◆ SDMMC_STA_RXFIFOHF_Msk

#define SDMMC_STA_RXFIFOHF_Msk   (0x1UL << SDMMC_STA_RXFIFOHF_Pos)

0x00008000

◆ SDMMC_STA_RXOVERR

#define SDMMC_STA_RXOVERR   SDMMC_STA_RXOVERR_Msk

Received FIFO overrun error

◆ SDMMC_STA_RXOVERR_Msk

#define SDMMC_STA_RXOVERR_Msk   (0x1UL << SDMMC_STA_RXOVERR_Pos)

0x00000020

◆ SDMMC_STA_SDIOIT

#define SDMMC_STA_SDIOIT   SDMMC_STA_SDIOIT_Msk

SDMMC interrupt received

◆ SDMMC_STA_SDIOIT_Msk

#define SDMMC_STA_SDIOIT_Msk   (0x1UL << SDMMC_STA_SDIOIT_Pos)

0x00400000

◆ SDMMC_STA_TXACT

#define SDMMC_STA_TXACT   SDMMC_STA_TXACT_Msk

Data transmit in progress

◆ SDMMC_STA_TXACT_Msk

#define SDMMC_STA_TXACT_Msk   (0x1UL << SDMMC_STA_TXACT_Pos)

0x00001000

◆ SDMMC_STA_TXDAVL

#define SDMMC_STA_TXDAVL   SDMMC_STA_TXDAVL_Msk

Data available in transmit FIFO

◆ SDMMC_STA_TXDAVL_Msk

#define SDMMC_STA_TXDAVL_Msk   (0x1UL << SDMMC_STA_TXDAVL_Pos)

0x00100000

◆ SDMMC_STA_TXFIFOE

#define SDMMC_STA_TXFIFOE   SDMMC_STA_TXFIFOE_Msk

Transmit FIFO empty

◆ SDMMC_STA_TXFIFOE_Msk

#define SDMMC_STA_TXFIFOE_Msk   (0x1UL << SDMMC_STA_TXFIFOE_Pos)

0x00040000

◆ SDMMC_STA_TXFIFOF

#define SDMMC_STA_TXFIFOF   SDMMC_STA_TXFIFOF_Msk

Transmit FIFO full

◆ SDMMC_STA_TXFIFOF_Msk

#define SDMMC_STA_TXFIFOF_Msk   (0x1UL << SDMMC_STA_TXFIFOF_Pos)

0x00010000

◆ SDMMC_STA_TXFIFOHE

#define SDMMC_STA_TXFIFOHE   SDMMC_STA_TXFIFOHE_Msk

Transmit FIFO Half Empty: at least 8 words can be written into the FIFO

◆ SDMMC_STA_TXFIFOHE_Msk

#define SDMMC_STA_TXFIFOHE_Msk   (0x1UL << SDMMC_STA_TXFIFOHE_Pos)

0x00004000

◆ SDMMC_STA_TXUNDERR

#define SDMMC_STA_TXUNDERR   SDMMC_STA_TXUNDERR_Msk

Transmit FIFO underrun error

◆ SDMMC_STA_TXUNDERR_Msk

#define SDMMC_STA_TXUNDERR_Msk   (0x1UL << SDMMC_STA_TXUNDERR_Pos)

0x00000010

◆ SPDIFRX_CR_CBDMAEN

#define SPDIFRX_CR_CBDMAEN   SPDIFRX_CR_CBDMAEN_Msk

Control Buffer DMA ENable for control flow

◆ SPDIFRX_CR_CBDMAEN_Msk

#define SPDIFRX_CR_CBDMAEN_Msk   (0x1UL << SPDIFRX_CR_CBDMAEN_Pos)

0x00000400

◆ SPDIFRX_CR_CHSEL

#define SPDIFRX_CR_CHSEL   SPDIFRX_CR_CHSEL_Msk

Channel Selection

◆ SPDIFRX_CR_CHSEL_Msk

#define SPDIFRX_CR_CHSEL_Msk   (0x1UL << SPDIFRX_CR_CHSEL_Pos)

0x00000800

◆ SPDIFRX_CR_CUMSK

#define SPDIFRX_CR_CUMSK   SPDIFRX_CR_CUMSK_Msk

Mask of channel status and user bits

◆ SPDIFRX_CR_CUMSK_Msk

#define SPDIFRX_CR_CUMSK_Msk   (0x1UL << SPDIFRX_CR_CUMSK_Pos)

0x00000100

◆ SPDIFRX_CR_DRFMT

#define SPDIFRX_CR_DRFMT   SPDIFRX_CR_DRFMT_Msk

RX Data format

◆ SPDIFRX_CR_DRFMT_Msk

#define SPDIFRX_CR_DRFMT_Msk   (0x3UL << SPDIFRX_CR_DRFMT_Pos)

0x00000030

◆ SPDIFRX_CR_INSEL

#define SPDIFRX_CR_INSEL   SPDIFRX_CR_INSEL_Msk

SPDIF input selection

◆ SPDIFRX_CR_INSEL_Msk

#define SPDIFRX_CR_INSEL_Msk   (0x7UL << SPDIFRX_CR_INSEL_Pos)

0x00070000

◆ SPDIFRX_CR_NBTR

#define SPDIFRX_CR_NBTR   SPDIFRX_CR_NBTR_Msk

Maximum allowed re-tries during synchronization phase

◆ SPDIFRX_CR_NBTR_Msk

#define SPDIFRX_CR_NBTR_Msk   (0x3UL << SPDIFRX_CR_NBTR_Pos)

0x00003000

◆ SPDIFRX_CR_PMSK

#define SPDIFRX_CR_PMSK   SPDIFRX_CR_PMSK_Msk

Mask Parity error bit

◆ SPDIFRX_CR_PMSK_Msk

#define SPDIFRX_CR_PMSK_Msk   (0x1UL << SPDIFRX_CR_PMSK_Pos)

0x00000040

◆ SPDIFRX_CR_PTMSK

#define SPDIFRX_CR_PTMSK   SPDIFRX_CR_PTMSK_Msk

Mask of Preamble Type bits

◆ SPDIFRX_CR_PTMSK_Msk

#define SPDIFRX_CR_PTMSK_Msk   (0x1UL << SPDIFRX_CR_PTMSK_Pos)

0x00000200

◆ SPDIFRX_CR_RXDMAEN

#define SPDIFRX_CR_RXDMAEN   SPDIFRX_CR_RXDMAEN_Msk

Receiver DMA Enable for data flow

◆ SPDIFRX_CR_RXDMAEN_Msk

#define SPDIFRX_CR_RXDMAEN_Msk   (0x1UL << SPDIFRX_CR_RXDMAEN_Pos)

0x00000004

◆ SPDIFRX_CR_RXSTEO

#define SPDIFRX_CR_RXSTEO   SPDIFRX_CR_RXSTEO_Msk

Stereo Mode

◆ SPDIFRX_CR_RXSTEO_Msk

#define SPDIFRX_CR_RXSTEO_Msk   (0x1UL << SPDIFRX_CR_RXSTEO_Pos)

0x00000008

◆ SPDIFRX_CR_SPDIFEN

#define SPDIFRX_CR_SPDIFEN   SPDIFRX_CR_SPDIFEN_Msk

Peripheral Block Enable

◆ SPDIFRX_CR_SPDIFEN_Msk

#define SPDIFRX_CR_SPDIFEN_Msk   (0x3UL << SPDIFRX_CR_SPDIFEN_Pos)

0x00000003

◆ SPDIFRX_CR_VMSK

#define SPDIFRX_CR_VMSK   SPDIFRX_CR_VMSK_Msk

Mask of Validity bit

◆ SPDIFRX_CR_VMSK_Msk

#define SPDIFRX_CR_VMSK_Msk   (0x1UL << SPDIFRX_CR_VMSK_Pos)

0x00000080

◆ SPDIFRX_CR_WFA

#define SPDIFRX_CR_WFA   SPDIFRX_CR_WFA_Msk

Wait For Activity

◆ SPDIFRX_CR_WFA_Msk

#define SPDIFRX_CR_WFA_Msk   (0x1UL << SPDIFRX_CR_WFA_Pos)

0x00004000

◆ SPDIFRX_CSR_CS

#define SPDIFRX_CSR_CS   SPDIFRX_CSR_CS_Msk

Channel A status information

◆ SPDIFRX_CSR_CS_Msk

#define SPDIFRX_CSR_CS_Msk   (0xFFUL << SPDIFRX_CSR_CS_Pos)

0x00FF0000

◆ SPDIFRX_CSR_SOB

#define SPDIFRX_CSR_SOB   SPDIFRX_CSR_SOB_Msk

Start Of Block

◆ SPDIFRX_CSR_SOB_Msk

#define SPDIFRX_CSR_SOB_Msk   (0x1UL << SPDIFRX_CSR_SOB_Pos)

0x01000000

◆ SPDIFRX_CSR_USR

#define SPDIFRX_CSR_USR   SPDIFRX_CSR_USR_Msk

User data information

◆ SPDIFRX_CSR_USR_Msk

#define SPDIFRX_CSR_USR_Msk   (0xFFFFUL << SPDIFRX_CSR_USR_Pos)

0x0000FFFF

◆ SPDIFRX_DIR_THI

#define SPDIFRX_DIR_THI   SPDIFRX_DIR_THI_Msk

Threshold LOW

◆ SPDIFRX_DIR_THI_Msk

#define SPDIFRX_DIR_THI_Msk   (0x13FFUL << SPDIFRX_DIR_THI_Pos)

0x000013FF

◆ SPDIFRX_DIR_TLO

#define SPDIFRX_DIR_TLO   SPDIFRX_DIR_TLO_Msk

Threshold HIGH

◆ SPDIFRX_DIR_TLO_Msk

#define SPDIFRX_DIR_TLO_Msk   (0x1FFFUL << SPDIFRX_DIR_TLO_Pos)

0x1FFF0000

◆ SPDIFRX_DR0_C

#define SPDIFRX_DR0_C   SPDIFRX_DR0_C_Msk

Channel Status bit

◆ SPDIFRX_DR0_C_Msk

#define SPDIFRX_DR0_C_Msk   (0x1UL << SPDIFRX_DR0_C_Pos)

0x08000000

◆ SPDIFRX_DR0_DR

#define SPDIFRX_DR0_DR   SPDIFRX_DR0_DR_Msk

Data value

◆ SPDIFRX_DR0_DR_Msk

#define SPDIFRX_DR0_DR_Msk   (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos)

0x00FFFFFF

◆ SPDIFRX_DR0_PE

#define SPDIFRX_DR0_PE   SPDIFRX_DR0_PE_Msk

Parity Error bit

◆ SPDIFRX_DR0_PE_Msk

#define SPDIFRX_DR0_PE_Msk   (0x1UL << SPDIFRX_DR0_PE_Pos)

0x01000000

◆ SPDIFRX_DR0_PT

#define SPDIFRX_DR0_PT   SPDIFRX_DR0_PT_Msk

Preamble Type

◆ SPDIFRX_DR0_PT_Msk

#define SPDIFRX_DR0_PT_Msk   (0x3UL << SPDIFRX_DR0_PT_Pos)

0x30000000

◆ SPDIFRX_DR0_U

#define SPDIFRX_DR0_U   SPDIFRX_DR0_U_Msk

User bit

◆ SPDIFRX_DR0_U_Msk

#define SPDIFRX_DR0_U_Msk   (0x1UL << SPDIFRX_DR0_U_Pos)

0x04000000

◆ SPDIFRX_DR0_V

#define SPDIFRX_DR0_V   SPDIFRX_DR0_V_Msk

Validity bit

◆ SPDIFRX_DR0_V_Msk

#define SPDIFRX_DR0_V_Msk   (0x1UL << SPDIFRX_DR0_V_Pos)

0x02000000

◆ SPDIFRX_DR1_C

#define SPDIFRX_DR1_C   SPDIFRX_DR1_C_Msk

Channel Status bit

◆ SPDIFRX_DR1_C_Msk

#define SPDIFRX_DR1_C_Msk   (0x1UL << SPDIFRX_DR1_C_Pos)

0x00000008

◆ SPDIFRX_DR1_DR

#define SPDIFRX_DR1_DR   SPDIFRX_DR1_DR_Msk

Data value

◆ SPDIFRX_DR1_DR_Msk

#define SPDIFRX_DR1_DR_Msk   (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos)

0xFFFFFF00

◆ SPDIFRX_DR1_DRNL1

#define SPDIFRX_DR1_DRNL1   SPDIFRX_DR1_DRNL1_Msk

Data value Channel B

◆ SPDIFRX_DR1_DRNL1_Msk

#define SPDIFRX_DR1_DRNL1_Msk   (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos)

0xFFFF0000

◆ SPDIFRX_DR1_DRNL2

#define SPDIFRX_DR1_DRNL2   SPDIFRX_DR1_DRNL2_Msk

Data value Channel A

◆ SPDIFRX_DR1_DRNL2_Msk

#define SPDIFRX_DR1_DRNL2_Msk   (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos)

0x0000FFFF

◆ SPDIFRX_DR1_PE

#define SPDIFRX_DR1_PE   SPDIFRX_DR1_PE_Msk

Parity Error bit

◆ SPDIFRX_DR1_PE_Msk

#define SPDIFRX_DR1_PE_Msk   (0x1UL << SPDIFRX_DR1_PE_Pos)

0x00000001

◆ SPDIFRX_DR1_PT

#define SPDIFRX_DR1_PT   SPDIFRX_DR1_PT_Msk

Preamble Type

◆ SPDIFRX_DR1_PT_Msk

#define SPDIFRX_DR1_PT_Msk   (0x3UL << SPDIFRX_DR1_PT_Pos)

0x00000030

◆ SPDIFRX_DR1_U

#define SPDIFRX_DR1_U   SPDIFRX_DR1_U_Msk

User bit

◆ SPDIFRX_DR1_U_Msk

#define SPDIFRX_DR1_U_Msk   (0x1UL << SPDIFRX_DR1_U_Pos)

0x00000004

◆ SPDIFRX_DR1_V

#define SPDIFRX_DR1_V   SPDIFRX_DR1_V_Msk

Validity bit

◆ SPDIFRX_DR1_V_Msk

#define SPDIFRX_DR1_V_Msk   (0x1UL << SPDIFRX_DR1_V_Pos)

0x00000002

◆ SPDIFRX_IFCR_OVRCF

#define SPDIFRX_IFCR_OVRCF   SPDIFRX_IFCR_OVRCF_Msk

Clears the Overrun error flag

◆ SPDIFRX_IFCR_OVRCF_Msk

#define SPDIFRX_IFCR_OVRCF_Msk   (0x1UL << SPDIFRX_IFCR_OVRCF_Pos)

0x00000008

◆ SPDIFRX_IFCR_PERRCF

#define SPDIFRX_IFCR_PERRCF   SPDIFRX_IFCR_PERRCF_Msk

Clears the Parity error flag

◆ SPDIFRX_IFCR_PERRCF_Msk

#define SPDIFRX_IFCR_PERRCF_Msk   (0x1UL << SPDIFRX_IFCR_PERRCF_Pos)

0x00000004

◆ SPDIFRX_IFCR_SBDCF

#define SPDIFRX_IFCR_SBDCF   SPDIFRX_IFCR_SBDCF_Msk

Clears the Synchronization Block Detected flag

◆ SPDIFRX_IFCR_SBDCF_Msk

#define SPDIFRX_IFCR_SBDCF_Msk   (0x1UL << SPDIFRX_IFCR_SBDCF_Pos)

0x00000010

◆ SPDIFRX_IFCR_SYNCDCF

#define SPDIFRX_IFCR_SYNCDCF   SPDIFRX_IFCR_SYNCDCF_Msk

Clears the Synchronization Done flag

◆ SPDIFRX_IFCR_SYNCDCF_Msk

#define SPDIFRX_IFCR_SYNCDCF_Msk   (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos)

0x00000020

◆ SPDIFRX_IMR_CSRNEIE

#define SPDIFRX_IMR_CSRNEIE   SPDIFRX_IMR_CSRNEIE_Msk

Control Buffer Ready Interrupt Enable

◆ SPDIFRX_IMR_CSRNEIE_Msk

#define SPDIFRX_IMR_CSRNEIE_Msk   (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos)

0x00000002

◆ SPDIFRX_IMR_IFEIE

#define SPDIFRX_IMR_IFEIE   SPDIFRX_IMR_IFEIE_Msk

Serial Interface Error Interrupt Enable

◆ SPDIFRX_IMR_IFEIE_Msk

#define SPDIFRX_IMR_IFEIE_Msk   (0x1UL << SPDIFRX_IMR_IFEIE_Pos)

0x00000040

◆ SPDIFRX_IMR_OVRIE

#define SPDIFRX_IMR_OVRIE   SPDIFRX_IMR_OVRIE_Msk

Overrun error Interrupt Enable

◆ SPDIFRX_IMR_OVRIE_Msk

#define SPDIFRX_IMR_OVRIE_Msk   (0x1UL << SPDIFRX_IMR_OVRIE_Pos)

0x00000008

◆ SPDIFRX_IMR_PERRIE

#define SPDIFRX_IMR_PERRIE   SPDIFRX_IMR_PERRIE_Msk

Parity error interrupt enable

◆ SPDIFRX_IMR_PERRIE_Msk

#define SPDIFRX_IMR_PERRIE_Msk   (0x1UL << SPDIFRX_IMR_PERRIE_Pos)

0x00000004

◆ SPDIFRX_IMR_RXNEIE

#define SPDIFRX_IMR_RXNEIE   SPDIFRX_IMR_RXNEIE_Msk

RXNE interrupt enable

◆ SPDIFRX_IMR_RXNEIE_Msk

#define SPDIFRX_IMR_RXNEIE_Msk   (0x1UL << SPDIFRX_IMR_RXNEIE_Pos)

0x00000001

◆ SPDIFRX_IMR_SBLKIE

#define SPDIFRX_IMR_SBLKIE   SPDIFRX_IMR_SBLKIE_Msk

Synchronization Block Detected Interrupt Enable

◆ SPDIFRX_IMR_SBLKIE_Msk

#define SPDIFRX_IMR_SBLKIE_Msk   (0x1UL << SPDIFRX_IMR_SBLKIE_Pos)

0x00000010

◆ SPDIFRX_IMR_SYNCDIE

#define SPDIFRX_IMR_SYNCDIE   SPDIFRX_IMR_SYNCDIE_Msk

Synchronization Done

◆ SPDIFRX_IMR_SYNCDIE_Msk

#define SPDIFRX_IMR_SYNCDIE_Msk   (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos)

0x00000020

◆ SPDIFRX_SR_CSRNE

#define SPDIFRX_SR_CSRNE   SPDIFRX_SR_CSRNE_Msk

The Control Buffer register is not empty

◆ SPDIFRX_SR_CSRNE_Msk

#define SPDIFRX_SR_CSRNE_Msk   (0x1UL << SPDIFRX_SR_CSRNE_Pos)

0x00000002

◆ SPDIFRX_SR_FERR

#define SPDIFRX_SR_FERR   SPDIFRX_SR_FERR_Msk

Framing error

◆ SPDIFRX_SR_FERR_Msk

#define SPDIFRX_SR_FERR_Msk   (0x1UL << SPDIFRX_SR_FERR_Pos)

0x00000040

◆ SPDIFRX_SR_OVR

#define SPDIFRX_SR_OVR   SPDIFRX_SR_OVR_Msk

Overrun error

◆ SPDIFRX_SR_OVR_Msk

#define SPDIFRX_SR_OVR_Msk   (0x1UL << SPDIFRX_SR_OVR_Pos)

0x00000008

◆ SPDIFRX_SR_PERR

#define SPDIFRX_SR_PERR   SPDIFRX_SR_PERR_Msk

Parity error

◆ SPDIFRX_SR_PERR_Msk

#define SPDIFRX_SR_PERR_Msk   (0x1UL << SPDIFRX_SR_PERR_Pos)

0x00000004

◆ SPDIFRX_SR_RXNE

#define SPDIFRX_SR_RXNE   SPDIFRX_SR_RXNE_Msk

Read data register not empty

◆ SPDIFRX_SR_RXNE_Msk

#define SPDIFRX_SR_RXNE_Msk   (0x1UL << SPDIFRX_SR_RXNE_Pos)

0x00000001

◆ SPDIFRX_SR_SBD

#define SPDIFRX_SR_SBD   SPDIFRX_SR_SBD_Msk

Synchronization Block Detected

◆ SPDIFRX_SR_SBD_Msk

#define SPDIFRX_SR_SBD_Msk   (0x1UL << SPDIFRX_SR_SBD_Pos)

0x00000010

◆ SPDIFRX_SR_SERR

#define SPDIFRX_SR_SERR   SPDIFRX_SR_SERR_Msk

Synchronization error

◆ SPDIFRX_SR_SERR_Msk

#define SPDIFRX_SR_SERR_Msk   (0x1UL << SPDIFRX_SR_SERR_Pos)

0x00000080

◆ SPDIFRX_SR_SYNCD

#define SPDIFRX_SR_SYNCD   SPDIFRX_SR_SYNCD_Msk

Synchronization Done

◆ SPDIFRX_SR_SYNCD_Msk

#define SPDIFRX_SR_SYNCD_Msk   (0x1UL << SPDIFRX_SR_SYNCD_Pos)

0x00000020

◆ SPDIFRX_SR_TERR

#define SPDIFRX_SR_TERR   SPDIFRX_SR_TERR_Msk

Time-out error

◆ SPDIFRX_SR_TERR_Msk

#define SPDIFRX_SR_TERR_Msk   (0x1UL << SPDIFRX_SR_TERR_Pos)

0x00000100

◆ SPDIFRX_SR_WIDTH5

#define SPDIFRX_SR_WIDTH5   SPDIFRX_SR_WIDTH5_Msk

Duration of 5 symbols counted with spdif_clk

◆ SPDIFRX_SR_WIDTH5_Msk

#define SPDIFRX_SR_WIDTH5_Msk   (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos)

0x7FFF0000

◆ SPI_CR1_BIDIMODE

#define SPI_CR1_BIDIMODE   SPI_CR1_BIDIMODE_Msk

Bidirectional data mode enable

◆ SPI_CR1_BIDIMODE_Msk

#define SPI_CR1_BIDIMODE_Msk   (0x1UL << SPI_CR1_BIDIMODE_Pos)

0x00008000

◆ SPI_CR1_BIDIOE

#define SPI_CR1_BIDIOE   SPI_CR1_BIDIOE_Msk

Output enable in bidirectional mode

◆ SPI_CR1_BIDIOE_Msk

#define SPI_CR1_BIDIOE_Msk   (0x1UL << SPI_CR1_BIDIOE_Pos)

0x00004000

◆ SPI_CR1_BR

#define SPI_CR1_BR   SPI_CR1_BR_Msk

BR[2:0] bits (Baud Rate Control)

◆ SPI_CR1_BR_0

#define SPI_CR1_BR_0   (0x1UL << SPI_CR1_BR_Pos)

0x00000008

◆ SPI_CR1_BR_1

#define SPI_CR1_BR_1   (0x2UL << SPI_CR1_BR_Pos)

0x00000010

◆ SPI_CR1_BR_2

#define SPI_CR1_BR_2   (0x4UL << SPI_CR1_BR_Pos)

0x00000020

◆ SPI_CR1_BR_Msk

#define SPI_CR1_BR_Msk   (0x7UL << SPI_CR1_BR_Pos)

0x00000038

◆ SPI_CR1_CPHA

#define SPI_CR1_CPHA   SPI_CR1_CPHA_Msk

Clock Phase

◆ SPI_CR1_CPHA_Msk

#define SPI_CR1_CPHA_Msk   (0x1UL << SPI_CR1_CPHA_Pos)

0x00000001

◆ SPI_CR1_CPOL

#define SPI_CR1_CPOL   SPI_CR1_CPOL_Msk

Clock Polarity

◆ SPI_CR1_CPOL_Msk

#define SPI_CR1_CPOL_Msk   (0x1UL << SPI_CR1_CPOL_Pos)

0x00000002

◆ SPI_CR1_CRCEN

#define SPI_CR1_CRCEN   SPI_CR1_CRCEN_Msk

Hardware CRC calculation enable

◆ SPI_CR1_CRCEN_Msk

#define SPI_CR1_CRCEN_Msk   (0x1UL << SPI_CR1_CRCEN_Pos)

0x00002000

◆ SPI_CR1_CRCL

#define SPI_CR1_CRCL   SPI_CR1_CRCL_Msk

CRC Length

◆ SPI_CR1_CRCL_Msk

#define SPI_CR1_CRCL_Msk   (0x1UL << SPI_CR1_CRCL_Pos)

0x00000800

◆ SPI_CR1_CRCNEXT

#define SPI_CR1_CRCNEXT   SPI_CR1_CRCNEXT_Msk

Transmit CRC next

◆ SPI_CR1_CRCNEXT_Msk

#define SPI_CR1_CRCNEXT_Msk   (0x1UL << SPI_CR1_CRCNEXT_Pos)

0x00001000

◆ SPI_CR1_LSBFIRST

#define SPI_CR1_LSBFIRST   SPI_CR1_LSBFIRST_Msk

Frame Format

◆ SPI_CR1_LSBFIRST_Msk

#define SPI_CR1_LSBFIRST_Msk   (0x1UL << SPI_CR1_LSBFIRST_Pos)

0x00000080

◆ SPI_CR1_MSTR

#define SPI_CR1_MSTR   SPI_CR1_MSTR_Msk

Master Selection

◆ SPI_CR1_MSTR_Msk

#define SPI_CR1_MSTR_Msk   (0x1UL << SPI_CR1_MSTR_Pos)

0x00000004

◆ SPI_CR1_RXONLY

#define SPI_CR1_RXONLY   SPI_CR1_RXONLY_Msk

Receive only

◆ SPI_CR1_RXONLY_Msk

#define SPI_CR1_RXONLY_Msk   (0x1UL << SPI_CR1_RXONLY_Pos)

0x00000400

◆ SPI_CR1_SPE

#define SPI_CR1_SPE   SPI_CR1_SPE_Msk

SPI Enable

◆ SPI_CR1_SPE_Msk

#define SPI_CR1_SPE_Msk   (0x1UL << SPI_CR1_SPE_Pos)

0x00000040

◆ SPI_CR1_SSI

#define SPI_CR1_SSI   SPI_CR1_SSI_Msk

Internal slave select

◆ SPI_CR1_SSI_Msk

#define SPI_CR1_SSI_Msk   (0x1UL << SPI_CR1_SSI_Pos)

0x00000100

◆ SPI_CR1_SSM

#define SPI_CR1_SSM   SPI_CR1_SSM_Msk

Software slave management

◆ SPI_CR1_SSM_Msk

#define SPI_CR1_SSM_Msk   (0x1UL << SPI_CR1_SSM_Pos)

0x00000200

◆ SPI_CR2_DS

#define SPI_CR2_DS   SPI_CR2_DS_Msk

DS[3:0] Data Size

◆ SPI_CR2_DS_0

#define SPI_CR2_DS_0   (0x1UL << SPI_CR2_DS_Pos)

0x00000100

◆ SPI_CR2_DS_1

#define SPI_CR2_DS_1   (0x2UL << SPI_CR2_DS_Pos)

0x00000200

◆ SPI_CR2_DS_2

#define SPI_CR2_DS_2   (0x4UL << SPI_CR2_DS_Pos)

0x00000400

◆ SPI_CR2_DS_3

#define SPI_CR2_DS_3   (0x8UL << SPI_CR2_DS_Pos)

0x00000800

◆ SPI_CR2_DS_Msk

#define SPI_CR2_DS_Msk   (0xFUL << SPI_CR2_DS_Pos)

0x00000F00

◆ SPI_CR2_ERRIE

#define SPI_CR2_ERRIE   SPI_CR2_ERRIE_Msk

Error Interrupt Enable

◆ SPI_CR2_ERRIE_Msk

#define SPI_CR2_ERRIE_Msk   (0x1UL << SPI_CR2_ERRIE_Pos)

0x00000020

◆ SPI_CR2_FRF

#define SPI_CR2_FRF   SPI_CR2_FRF_Msk

Frame Format Enable

◆ SPI_CR2_FRF_Msk

#define SPI_CR2_FRF_Msk   (0x1UL << SPI_CR2_FRF_Pos)

0x00000010

◆ SPI_CR2_FRXTH

#define SPI_CR2_FRXTH   SPI_CR2_FRXTH_Msk

FIFO reception Threshold

◆ SPI_CR2_FRXTH_Msk

#define SPI_CR2_FRXTH_Msk   (0x1UL << SPI_CR2_FRXTH_Pos)

0x00001000

◆ SPI_CR2_LDMARX

#define SPI_CR2_LDMARX   SPI_CR2_LDMARX_Msk

Last DMA transfer for reception

◆ SPI_CR2_LDMARX_Msk

#define SPI_CR2_LDMARX_Msk   (0x1UL << SPI_CR2_LDMARX_Pos)

0x00002000

◆ SPI_CR2_LDMATX

#define SPI_CR2_LDMATX   SPI_CR2_LDMATX_Msk

Last DMA transfer for transmission

◆ SPI_CR2_LDMATX_Msk

#define SPI_CR2_LDMATX_Msk   (0x1UL << SPI_CR2_LDMATX_Pos)

0x00004000

◆ SPI_CR2_NSSP

#define SPI_CR2_NSSP   SPI_CR2_NSSP_Msk

NSS pulse management Enable

◆ SPI_CR2_NSSP_Msk

#define SPI_CR2_NSSP_Msk   (0x1UL << SPI_CR2_NSSP_Pos)

0x00000008

◆ SPI_CR2_RXDMAEN

#define SPI_CR2_RXDMAEN   SPI_CR2_RXDMAEN_Msk

Rx Buffer DMA Enable

◆ SPI_CR2_RXDMAEN_Msk

#define SPI_CR2_RXDMAEN_Msk   (0x1UL << SPI_CR2_RXDMAEN_Pos)

0x00000001

◆ SPI_CR2_RXNEIE

#define SPI_CR2_RXNEIE   SPI_CR2_RXNEIE_Msk

RX buffer Not Empty Interrupt Enable

◆ SPI_CR2_RXNEIE_Msk

#define SPI_CR2_RXNEIE_Msk   (0x1UL << SPI_CR2_RXNEIE_Pos)

0x00000040

◆ SPI_CR2_SSOE

#define SPI_CR2_SSOE   SPI_CR2_SSOE_Msk

SS Output Enable

◆ SPI_CR2_SSOE_Msk

#define SPI_CR2_SSOE_Msk   (0x1UL << SPI_CR2_SSOE_Pos)

0x00000004

◆ SPI_CR2_TXDMAEN

#define SPI_CR2_TXDMAEN   SPI_CR2_TXDMAEN_Msk

Tx Buffer DMA Enable

◆ SPI_CR2_TXDMAEN_Msk

#define SPI_CR2_TXDMAEN_Msk   (0x1UL << SPI_CR2_TXDMAEN_Pos)

0x00000002

◆ SPI_CR2_TXEIE

#define SPI_CR2_TXEIE   SPI_CR2_TXEIE_Msk

Tx buffer Empty Interrupt Enable

◆ SPI_CR2_TXEIE_Msk

#define SPI_CR2_TXEIE_Msk   (0x1UL << SPI_CR2_TXEIE_Pos)

0x00000080

◆ SPI_CRCPR_CRCPOLY

#define SPI_CRCPR_CRCPOLY   SPI_CRCPR_CRCPOLY_Msk

CRC polynomial register

◆ SPI_CRCPR_CRCPOLY_Msk

#define SPI_CRCPR_CRCPOLY_Msk   (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)

0x0000FFFF

◆ SPI_DR_DR

#define SPI_DR_DR   SPI_DR_DR_Msk

Data Register

◆ SPI_DR_DR_Msk

#define SPI_DR_DR_Msk   (0xFFFFUL << SPI_DR_DR_Pos)

0x0000FFFF

◆ SPI_I2SCFGR_ASTRTEN

#define SPI_I2SCFGR_ASTRTEN   SPI_I2SCFGR_ASTRTEN_Msk

Asynchronous start enable

◆ SPI_I2SCFGR_ASTRTEN_Msk

#define SPI_I2SCFGR_ASTRTEN_Msk   (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)

0x00001000

◆ SPI_I2SCFGR_CHLEN

#define SPI_I2SCFGR_CHLEN   SPI_I2SCFGR_CHLEN_Msk

Channel length (number of bits per audio channel)

◆ SPI_I2SCFGR_CHLEN_Msk

#define SPI_I2SCFGR_CHLEN_Msk   (0x1UL << SPI_I2SCFGR_CHLEN_Pos)

0x00000001

◆ SPI_I2SCFGR_CKPOL

#define SPI_I2SCFGR_CKPOL   SPI_I2SCFGR_CKPOL_Msk

steady state clock polarity

◆ SPI_I2SCFGR_CKPOL_Msk

#define SPI_I2SCFGR_CKPOL_Msk   (0x1UL << SPI_I2SCFGR_CKPOL_Pos)

0x00000008

◆ SPI_I2SCFGR_DATLEN

#define SPI_I2SCFGR_DATLEN   SPI_I2SCFGR_DATLEN_Msk

DATLEN[1:0] bits (Data length to be transferred)

◆ SPI_I2SCFGR_DATLEN_0

#define SPI_I2SCFGR_DATLEN_0   (0x1UL << SPI_I2SCFGR_DATLEN_Pos)

0x00000002

◆ SPI_I2SCFGR_DATLEN_1

#define SPI_I2SCFGR_DATLEN_1   (0x2UL << SPI_I2SCFGR_DATLEN_Pos)

0x00000004

◆ SPI_I2SCFGR_DATLEN_Msk

#define SPI_I2SCFGR_DATLEN_Msk   (0x3UL << SPI_I2SCFGR_DATLEN_Pos)

0x00000006

◆ SPI_I2SCFGR_I2SCFG

#define SPI_I2SCFGR_I2SCFG   SPI_I2SCFGR_I2SCFG_Msk

I2SCFG[1:0] bits (I2S configuration mode)

◆ SPI_I2SCFGR_I2SCFG_0

#define SPI_I2SCFGR_I2SCFG_0   (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)

0x00000100

◆ SPI_I2SCFGR_I2SCFG_1

#define SPI_I2SCFGR_I2SCFG_1   (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)

0x00000200

◆ SPI_I2SCFGR_I2SCFG_Msk

#define SPI_I2SCFGR_I2SCFG_Msk   (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)

0x00000300

◆ SPI_I2SCFGR_I2SE

#define SPI_I2SCFGR_I2SE   SPI_I2SCFGR_I2SE_Msk

I2S Enable

◆ SPI_I2SCFGR_I2SE_Msk

#define SPI_I2SCFGR_I2SE_Msk   (0x1UL << SPI_I2SCFGR_I2SE_Pos)

0x00000400

◆ SPI_I2SCFGR_I2SMOD

#define SPI_I2SCFGR_I2SMOD   SPI_I2SCFGR_I2SMOD_Msk

I2S mode selection

◆ SPI_I2SCFGR_I2SMOD_Msk

#define SPI_I2SCFGR_I2SMOD_Msk   (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)

0x00000800

◆ SPI_I2SCFGR_I2SSTD

#define SPI_I2SCFGR_I2SSTD   SPI_I2SCFGR_I2SSTD_Msk

I2SSTD[1:0] bits (I2S standard selection)

◆ SPI_I2SCFGR_I2SSTD_0

#define SPI_I2SCFGR_I2SSTD_0   (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)

0x00000010

◆ SPI_I2SCFGR_I2SSTD_1

#define SPI_I2SCFGR_I2SSTD_1   (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)

0x00000020

◆ SPI_I2SCFGR_I2SSTD_Msk

#define SPI_I2SCFGR_I2SSTD_Msk   (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)

0x00000030

◆ SPI_I2SCFGR_PCMSYNC

#define SPI_I2SCFGR_PCMSYNC   SPI_I2SCFGR_PCMSYNC_Msk

PCM frame synchronization

◆ SPI_I2SCFGR_PCMSYNC_Msk

#define SPI_I2SCFGR_PCMSYNC_Msk   (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)

0x00000080

◆ SPI_I2SPR_I2SDIV

#define SPI_I2SPR_I2SDIV   SPI_I2SPR_I2SDIV_Msk

I2S Linear prescaler

◆ SPI_I2SPR_I2SDIV_Msk

#define SPI_I2SPR_I2SDIV_Msk   (0xFFUL << SPI_I2SPR_I2SDIV_Pos)

0x000000FF

◆ SPI_I2SPR_MCKOE

#define SPI_I2SPR_MCKOE   SPI_I2SPR_MCKOE_Msk

Master Clock Output Enable

◆ SPI_I2SPR_MCKOE_Msk

#define SPI_I2SPR_MCKOE_Msk   (0x1UL << SPI_I2SPR_MCKOE_Pos)

0x00000200

◆ SPI_I2SPR_ODD

#define SPI_I2SPR_ODD   SPI_I2SPR_ODD_Msk

Odd factor for the prescaler

◆ SPI_I2SPR_ODD_Msk

#define SPI_I2SPR_ODD_Msk   (0x1UL << SPI_I2SPR_ODD_Pos)

0x00000100

◆ SPI_RXCRCR_RXCRC

#define SPI_RXCRCR_RXCRC   SPI_RXCRCR_RXCRC_Msk

Rx CRC Register

◆ SPI_RXCRCR_RXCRC_Msk

#define SPI_RXCRCR_RXCRC_Msk   (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)

0x0000FFFF

◆ SPI_SR_BSY

#define SPI_SR_BSY   SPI_SR_BSY_Msk

Busy flag

◆ SPI_SR_BSY_Msk

#define SPI_SR_BSY_Msk   (0x1UL << SPI_SR_BSY_Pos)

0x00000080

◆ SPI_SR_CHSIDE

#define SPI_SR_CHSIDE   SPI_SR_CHSIDE_Msk

Channel side

◆ SPI_SR_CHSIDE_Msk

#define SPI_SR_CHSIDE_Msk   (0x1UL << SPI_SR_CHSIDE_Pos)

0x00000004

◆ SPI_SR_CRCERR

#define SPI_SR_CRCERR   SPI_SR_CRCERR_Msk

CRC Error flag

◆ SPI_SR_CRCERR_Msk

#define SPI_SR_CRCERR_Msk   (0x1UL << SPI_SR_CRCERR_Pos)

0x00000010

◆ SPI_SR_FRE

#define SPI_SR_FRE   SPI_SR_FRE_Msk

TI frame format error

◆ SPI_SR_FRE_Msk

#define SPI_SR_FRE_Msk   (0x1UL << SPI_SR_FRE_Pos)

0x00000100

◆ SPI_SR_FRLVL

#define SPI_SR_FRLVL   SPI_SR_FRLVL_Msk

FIFO Reception Level

◆ SPI_SR_FRLVL_0

#define SPI_SR_FRLVL_0   (0x1UL << SPI_SR_FRLVL_Pos)

0x00000200

◆ SPI_SR_FRLVL_1

#define SPI_SR_FRLVL_1   (0x2UL << SPI_SR_FRLVL_Pos)

0x00000400

◆ SPI_SR_FRLVL_Msk

#define SPI_SR_FRLVL_Msk   (0x3UL << SPI_SR_FRLVL_Pos)

0x00000600

◆ SPI_SR_FTLVL

#define SPI_SR_FTLVL   SPI_SR_FTLVL_Msk

FIFO Transmission Level

◆ SPI_SR_FTLVL_0

#define SPI_SR_FTLVL_0   (0x1UL << SPI_SR_FTLVL_Pos)

0x00000800

◆ SPI_SR_FTLVL_1

#define SPI_SR_FTLVL_1   (0x2UL << SPI_SR_FTLVL_Pos)

0x00001000

◆ SPI_SR_FTLVL_Msk

#define SPI_SR_FTLVL_Msk   (0x3UL << SPI_SR_FTLVL_Pos)

0x00001800

◆ SPI_SR_MODF

#define SPI_SR_MODF   SPI_SR_MODF_Msk

Mode fault

◆ SPI_SR_MODF_Msk

#define SPI_SR_MODF_Msk   (0x1UL << SPI_SR_MODF_Pos)

0x00000020

◆ SPI_SR_OVR

#define SPI_SR_OVR   SPI_SR_OVR_Msk

Overrun flag

◆ SPI_SR_OVR_Msk

#define SPI_SR_OVR_Msk   (0x1UL << SPI_SR_OVR_Pos)

0x00000040

◆ SPI_SR_RXNE

#define SPI_SR_RXNE   SPI_SR_RXNE_Msk

Receive buffer Not Empty

◆ SPI_SR_RXNE_Msk

#define SPI_SR_RXNE_Msk   (0x1UL << SPI_SR_RXNE_Pos)

0x00000001

◆ SPI_SR_TXE

#define SPI_SR_TXE   SPI_SR_TXE_Msk

Transmit buffer Empty

◆ SPI_SR_TXE_Msk

#define SPI_SR_TXE_Msk   (0x1UL << SPI_SR_TXE_Pos)

0x00000002

◆ SPI_SR_UDR

#define SPI_SR_UDR   SPI_SR_UDR_Msk

Underrun flag

◆ SPI_SR_UDR_Msk

#define SPI_SR_UDR_Msk   (0x1UL << SPI_SR_UDR_Pos)

0x00000008

◆ SPI_TXCRCR_TXCRC

#define SPI_TXCRCR_TXCRC   SPI_TXCRCR_TXCRC_Msk

Tx CRC Register

◆ SPI_TXCRCR_TXCRC_Msk

#define SPI_TXCRCR_TXCRC_Msk   (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)

0x0000FFFF

◆ SYSCFG_CBR_CLL

#define SYSCFG_CBR_CLL   SYSCFG_CBR_CLL_Msk

Core Lockup Lock

◆ SYSCFG_CBR_CLL_Msk

#define SYSCFG_CBR_CLL_Msk   (0x1UL << SYSCFG_CBR_CLL_Pos)

0x00000001

◆ SYSCFG_CBR_PVDL

#define SYSCFG_CBR_PVDL   SYSCFG_CBR_PVDL_Msk

PVD Lock

◆ SYSCFG_CBR_PVDL_Msk

#define SYSCFG_CBR_PVDL_Msk   (0x1UL << SYSCFG_CBR_PVDL_Pos)

0x00000004

◆ SYSCFG_CMPCR_CMP_PD

#define SYSCFG_CMPCR_CMP_PD   SYSCFG_CMPCR_CMP_PD_Msk

Compensation cell power-down

◆ SYSCFG_CMPCR_CMP_PD_Msk

#define SYSCFG_CMPCR_CMP_PD_Msk   (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)

0x00000001

◆ SYSCFG_CMPCR_READY

#define SYSCFG_CMPCR_READY   SYSCFG_CMPCR_READY_Msk

Compensation cell ready flag

◆ SYSCFG_CMPCR_READY_Msk

#define SYSCFG_CMPCR_READY_Msk   (0x1UL << SYSCFG_CMPCR_READY_Pos)

0x00000100

◆ SYSCFG_EXTICR1_EXTI0

#define SYSCFG_EXTICR1_EXTI0   SYSCFG_EXTICR1_EXTI0_Msk

EXTI 0 configuration

◆ SYSCFG_EXTICR1_EXTI0_Msk

#define SYSCFG_EXTICR1_EXTI0_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)

0x0000000F

◆ SYSCFG_EXTICR1_EXTI0_PA

#define SYSCFG_EXTICR1_EXTI0_PA   0x0000U

EXTI0 configuration.

PA[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PB

#define SYSCFG_EXTICR1_EXTI0_PB   0x0001U

PB[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PC

#define SYSCFG_EXTICR1_EXTI0_PC   0x0002U

PC[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PD

#define SYSCFG_EXTICR1_EXTI0_PD   0x0003U

PD[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PE

#define SYSCFG_EXTICR1_EXTI0_PE   0x0004U

PE[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PF

#define SYSCFG_EXTICR1_EXTI0_PF   0x0005U

PF[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PG

#define SYSCFG_EXTICR1_EXTI0_PG   0x0006U

PG[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PH

#define SYSCFG_EXTICR1_EXTI0_PH   0x0007U

PH[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PI

#define SYSCFG_EXTICR1_EXTI0_PI   0x0008U

PI[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PJ

#define SYSCFG_EXTICR1_EXTI0_PJ   0x0009U

PJ[0] pin

◆ SYSCFG_EXTICR1_EXTI0_PK

#define SYSCFG_EXTICR1_EXTI0_PK   0x000AU

PK[0] pin

◆ SYSCFG_EXTICR1_EXTI1

#define SYSCFG_EXTICR1_EXTI1   SYSCFG_EXTICR1_EXTI1_Msk

EXTI 1 configuration

◆ SYSCFG_EXTICR1_EXTI1_Msk

#define SYSCFG_EXTICR1_EXTI1_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)

0x000000F0

◆ SYSCFG_EXTICR1_EXTI1_PA

#define SYSCFG_EXTICR1_EXTI1_PA   0x0000U

EXTI1 configuration.

PA[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PB

#define SYSCFG_EXTICR1_EXTI1_PB   0x0010U

PB[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PC

#define SYSCFG_EXTICR1_EXTI1_PC   0x0020U

PC[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PD

#define SYSCFG_EXTICR1_EXTI1_PD   0x0030U

PD[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PE

#define SYSCFG_EXTICR1_EXTI1_PE   0x0040U

PE[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PF

#define SYSCFG_EXTICR1_EXTI1_PF   0x0050U

PF[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PG

#define SYSCFG_EXTICR1_EXTI1_PG   0x0060U

PG[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PH

#define SYSCFG_EXTICR1_EXTI1_PH   0x0070U

PH[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PI

#define SYSCFG_EXTICR1_EXTI1_PI   0x0080U

PI[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PJ

#define SYSCFG_EXTICR1_EXTI1_PJ   0x0090U

PJ[1] pin

◆ SYSCFG_EXTICR1_EXTI1_PK

#define SYSCFG_EXTICR1_EXTI1_PK   0x00A0U

PK[1] pin

◆ SYSCFG_EXTICR1_EXTI2

#define SYSCFG_EXTICR1_EXTI2   SYSCFG_EXTICR1_EXTI2_Msk

EXTI 2 configuration

◆ SYSCFG_EXTICR1_EXTI2_Msk

#define SYSCFG_EXTICR1_EXTI2_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)

0x00000F00

◆ SYSCFG_EXTICR1_EXTI2_PA

#define SYSCFG_EXTICR1_EXTI2_PA   0x0000U

EXTI2 configuration.

PA[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PB

#define SYSCFG_EXTICR1_EXTI2_PB   0x0100U

PB[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PC

#define SYSCFG_EXTICR1_EXTI2_PC   0x0200U

PC[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PD

#define SYSCFG_EXTICR1_EXTI2_PD   0x0300U

PD[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PE

#define SYSCFG_EXTICR1_EXTI2_PE   0x0400U

PE[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PF

#define SYSCFG_EXTICR1_EXTI2_PF   0x0500U

PF[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PG

#define SYSCFG_EXTICR1_EXTI2_PG   0x0600U

PG[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PH

#define SYSCFG_EXTICR1_EXTI2_PH   0x0700U

PH[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PI

#define SYSCFG_EXTICR1_EXTI2_PI   0x0800U

PI[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PJ

#define SYSCFG_EXTICR1_EXTI2_PJ   0x0900U

PJ[2] pin

◆ SYSCFG_EXTICR1_EXTI2_PK

#define SYSCFG_EXTICR1_EXTI2_PK   0x0A00U

PK[2] pin

◆ SYSCFG_EXTICR1_EXTI3

#define SYSCFG_EXTICR1_EXTI3   SYSCFG_EXTICR1_EXTI3_Msk

EXTI 3 configuration

◆ SYSCFG_EXTICR1_EXTI3_Msk

#define SYSCFG_EXTICR1_EXTI3_Msk   (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)

0x0000F000

◆ SYSCFG_EXTICR1_EXTI3_PA

#define SYSCFG_EXTICR1_EXTI3_PA   0x0000U

EXTI3 configuration.

PA[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PB

#define SYSCFG_EXTICR1_EXTI3_PB   0x1000U

PB[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PC

#define SYSCFG_EXTICR1_EXTI3_PC   0x2000U

PC[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PD

#define SYSCFG_EXTICR1_EXTI3_PD   0x3000U

PD[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PE

#define SYSCFG_EXTICR1_EXTI3_PE   0x4000U

PE[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PF

#define SYSCFG_EXTICR1_EXTI3_PF   0x5000U

PF[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PG

#define SYSCFG_EXTICR1_EXTI3_PG   0x6000U

PG[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PH

#define SYSCFG_EXTICR1_EXTI3_PH   0x7000U

PH[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PI

#define SYSCFG_EXTICR1_EXTI3_PI   0x8000U

PI[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PJ

#define SYSCFG_EXTICR1_EXTI3_PJ   0x9000U

PJ[3] pin

◆ SYSCFG_EXTICR1_EXTI3_PK

#define SYSCFG_EXTICR1_EXTI3_PK   0xA000U

PK[3] pin

◆ SYSCFG_EXTICR2_EXTI4

#define SYSCFG_EXTICR2_EXTI4   SYSCFG_EXTICR2_EXTI4_Msk

EXTI 4 configuration

◆ SYSCFG_EXTICR2_EXTI4_Msk

#define SYSCFG_EXTICR2_EXTI4_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)

0x0000000F

◆ SYSCFG_EXTICR2_EXTI4_PA

#define SYSCFG_EXTICR2_EXTI4_PA   0x0000U

EXTI4 configuration.

PA[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PB

#define SYSCFG_EXTICR2_EXTI4_PB   0x0001U

PB[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PC

#define SYSCFG_EXTICR2_EXTI4_PC   0x0002U

PC[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PD

#define SYSCFG_EXTICR2_EXTI4_PD   0x0003U

PD[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PE

#define SYSCFG_EXTICR2_EXTI4_PE   0x0004U

PE[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PF

#define SYSCFG_EXTICR2_EXTI4_PF   0x0005U

PF[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PG

#define SYSCFG_EXTICR2_EXTI4_PG   0x0006U

PG[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PH

#define SYSCFG_EXTICR2_EXTI4_PH   0x0007U

PH[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PI

#define SYSCFG_EXTICR2_EXTI4_PI   0x0008U

PI[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PJ

#define SYSCFG_EXTICR2_EXTI4_PJ   0x0009U

PJ[4] pin

◆ SYSCFG_EXTICR2_EXTI4_PK

#define SYSCFG_EXTICR2_EXTI4_PK   0x000AU

PK[4] pin

◆ SYSCFG_EXTICR2_EXTI5

#define SYSCFG_EXTICR2_EXTI5   SYSCFG_EXTICR2_EXTI5_Msk

EXTI 5 configuration

◆ SYSCFG_EXTICR2_EXTI5_Msk

#define SYSCFG_EXTICR2_EXTI5_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)

0x000000F0

◆ SYSCFG_EXTICR2_EXTI5_PA

#define SYSCFG_EXTICR2_EXTI5_PA   0x0000U

EXTI5 configuration.

PA[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PB

#define SYSCFG_EXTICR2_EXTI5_PB   0x0010U

PB[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PC

#define SYSCFG_EXTICR2_EXTI5_PC   0x0020U

PC[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PD

#define SYSCFG_EXTICR2_EXTI5_PD   0x0030U

PD[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PE

#define SYSCFG_EXTICR2_EXTI5_PE   0x0040U

PE[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PF

#define SYSCFG_EXTICR2_EXTI5_PF   0x0050U

PF[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PG

#define SYSCFG_EXTICR2_EXTI5_PG   0x0060U

PG[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PH

#define SYSCFG_EXTICR2_EXTI5_PH   0x0070U

PH[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PI

#define SYSCFG_EXTICR2_EXTI5_PI   0x0080U

PI[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PJ

#define SYSCFG_EXTICR2_EXTI5_PJ   0x0090U

PJ[5] pin

◆ SYSCFG_EXTICR2_EXTI5_PK

#define SYSCFG_EXTICR2_EXTI5_PK   0x00A0U

PK[5] pin

◆ SYSCFG_EXTICR2_EXTI6

#define SYSCFG_EXTICR2_EXTI6   SYSCFG_EXTICR2_EXTI6_Msk

EXTI 6 configuration

◆ SYSCFG_EXTICR2_EXTI6_Msk

#define SYSCFG_EXTICR2_EXTI6_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)

0x00000F00

◆ SYSCFG_EXTICR2_EXTI6_PA

#define SYSCFG_EXTICR2_EXTI6_PA   0x0000U

EXTI6 configuration.

PA[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PB

#define SYSCFG_EXTICR2_EXTI6_PB   0x0100U

PB[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PC

#define SYSCFG_EXTICR2_EXTI6_PC   0x0200U

PC[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PD

#define SYSCFG_EXTICR2_EXTI6_PD   0x0300U

PD[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PE

#define SYSCFG_EXTICR2_EXTI6_PE   0x0400U

PE[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PF

#define SYSCFG_EXTICR2_EXTI6_PF   0x0500U

PF[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PG

#define SYSCFG_EXTICR2_EXTI6_PG   0x0600U

PG[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PH

#define SYSCFG_EXTICR2_EXTI6_PH   0x0700U

PH[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PI

#define SYSCFG_EXTICR2_EXTI6_PI   0x0800U

PI[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PJ

#define SYSCFG_EXTICR2_EXTI6_PJ   0x0900U

PJ[6] pin

◆ SYSCFG_EXTICR2_EXTI6_PK

#define SYSCFG_EXTICR2_EXTI6_PK   0x0A00U

PK[6] pin

◆ SYSCFG_EXTICR2_EXTI7

#define SYSCFG_EXTICR2_EXTI7   SYSCFG_EXTICR2_EXTI7_Msk

EXTI 7 configuration

◆ SYSCFG_EXTICR2_EXTI7_Msk

#define SYSCFG_EXTICR2_EXTI7_Msk   (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)

0x0000F000

◆ SYSCFG_EXTICR2_EXTI7_PA

#define SYSCFG_EXTICR2_EXTI7_PA   0x0000U

EXTI7 configuration.

PA[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PB

#define SYSCFG_EXTICR2_EXTI7_PB   0x1000U

PB[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PC

#define SYSCFG_EXTICR2_EXTI7_PC   0x2000U

PC[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PD

#define SYSCFG_EXTICR2_EXTI7_PD   0x3000U

PD[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PE

#define SYSCFG_EXTICR2_EXTI7_PE   0x4000U

PE[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PF

#define SYSCFG_EXTICR2_EXTI7_PF   0x5000U

PF[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PG

#define SYSCFG_EXTICR2_EXTI7_PG   0x6000U

PG[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PH

#define SYSCFG_EXTICR2_EXTI7_PH   0x7000U

PH[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PI

#define SYSCFG_EXTICR2_EXTI7_PI   0x8000U

PI[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PJ

#define SYSCFG_EXTICR2_EXTI7_PJ   0x9000U

PJ[7] pin

◆ SYSCFG_EXTICR2_EXTI7_PK

#define SYSCFG_EXTICR2_EXTI7_PK   0xA000U

PK[7] pin

◆ SYSCFG_EXTICR3_EXTI10

#define SYSCFG_EXTICR3_EXTI10   SYSCFG_EXTICR3_EXTI10_Msk

EXTI 10 configuration

◆ SYSCFG_EXTICR3_EXTI10_Msk

#define SYSCFG_EXTICR3_EXTI10_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)

0x00000F00

◆ SYSCFG_EXTICR3_EXTI10_PA

#define SYSCFG_EXTICR3_EXTI10_PA   0x0000U

EXTI10 configuration.

PA[10] pin

◆ SYSCFG_EXTICR3_EXTI10_PB

#define SYSCFG_EXTICR3_EXTI10_PB   0x0100U

PB[10] pin

◆ SYSCFG_EXTICR3_EXTI10_PC

#define SYSCFG_EXTICR3_EXTI10_PC   0x0200U

PC[10] pin

◆ SYSCFG_EXTICR3_EXTI10_PD

#define SYSCFG_EXTICR3_EXTI10_PD   0x0300U

PD[10] pin

◆ SYSCFG_EXTICR3_EXTI10_PE

#define SYSCFG_EXTICR3_EXTI10_PE   0x0400U

PE[10] pin

◆ SYSCFG_EXTICR3_EXTI10_PF

#define SYSCFG_EXTICR3_EXTI10_PF   0x0500U

PF[10] pin

◆ SYSCFG_EXTICR3_EXTI10_PG

#define SYSCFG_EXTICR3_EXTI10_PG   0x0600U

PG[10] pin

◆ SYSCFG_EXTICR3_EXTI10_PH

#define SYSCFG_EXTICR3_EXTI10_PH   0x0700U

PH[10] pin

◆ SYSCFG_EXTICR3_EXTI10_PI

#define SYSCFG_EXTICR3_EXTI10_PI   0x0800U

PI[10] pin

◆ SYSCFG_EXTICR3_EXTI10_PJ

#define SYSCFG_EXTICR3_EXTI10_PJ   0x0900U

PJ[10] pin

◆ SYSCFG_EXTICR3_EXTI11

#define SYSCFG_EXTICR3_EXTI11   SYSCFG_EXTICR3_EXTI11_Msk

EXTI 11 configuration

◆ SYSCFG_EXTICR3_EXTI11_Msk

#define SYSCFG_EXTICR3_EXTI11_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)

0x0000F000

◆ SYSCFG_EXTICR3_EXTI11_PA

#define SYSCFG_EXTICR3_EXTI11_PA   0x0000U

EXTI11 configuration.

PA[11] pin

◆ SYSCFG_EXTICR3_EXTI11_PB

#define SYSCFG_EXTICR3_EXTI11_PB   0x1000U

PB[11] pin

◆ SYSCFG_EXTICR3_EXTI11_PC

#define SYSCFG_EXTICR3_EXTI11_PC   0x2000U

PC[11] pin

◆ SYSCFG_EXTICR3_EXTI11_PD

#define SYSCFG_EXTICR3_EXTI11_PD   0x3000U

PD[11] pin

◆ SYSCFG_EXTICR3_EXTI11_PE

#define SYSCFG_EXTICR3_EXTI11_PE   0x4000U

PE[11] pin

◆ SYSCFG_EXTICR3_EXTI11_PF

#define SYSCFG_EXTICR3_EXTI11_PF   0x5000U

PF[11] pin

◆ SYSCFG_EXTICR3_EXTI11_PG

#define SYSCFG_EXTICR3_EXTI11_PG   0x6000U

PG[11] pin

◆ SYSCFG_EXTICR3_EXTI11_PH

#define SYSCFG_EXTICR3_EXTI11_PH   0x7000U

PH[11] pin

◆ SYSCFG_EXTICR3_EXTI11_PI

#define SYSCFG_EXTICR3_EXTI11_PI   0x8000U

PI[11] pin

◆ SYSCFG_EXTICR3_EXTI11_PJ

#define SYSCFG_EXTICR3_EXTI11_PJ   0x9000U

PJ[11] pin

◆ SYSCFG_EXTICR3_EXTI8

#define SYSCFG_EXTICR3_EXTI8   SYSCFG_EXTICR3_EXTI8_Msk

EXTI 8 configuration

◆ SYSCFG_EXTICR3_EXTI8_Msk

#define SYSCFG_EXTICR3_EXTI8_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)

0x0000000F

◆ SYSCFG_EXTICR3_EXTI8_PA

#define SYSCFG_EXTICR3_EXTI8_PA   0x0000U

EXTI8 configuration.

PA[8] pin

◆ SYSCFG_EXTICR3_EXTI8_PB

#define SYSCFG_EXTICR3_EXTI8_PB   0x0001U

PB[8] pin

◆ SYSCFG_EXTICR3_EXTI8_PC

#define SYSCFG_EXTICR3_EXTI8_PC   0x0002U

PC[8] pin

◆ SYSCFG_EXTICR3_EXTI8_PD

#define SYSCFG_EXTICR3_EXTI8_PD   0x0003U

PD[8] pin

◆ SYSCFG_EXTICR3_EXTI8_PE

#define SYSCFG_EXTICR3_EXTI8_PE   0x0004U

PE[8] pin

◆ SYSCFG_EXTICR3_EXTI8_PF

#define SYSCFG_EXTICR3_EXTI8_PF   0x0005U

PF[8] pin

◆ SYSCFG_EXTICR3_EXTI8_PG

#define SYSCFG_EXTICR3_EXTI8_PG   0x0006U

PG[8] pin

◆ SYSCFG_EXTICR3_EXTI8_PH

#define SYSCFG_EXTICR3_EXTI8_PH   0x0007U

PH[8] pin

◆ SYSCFG_EXTICR3_EXTI8_PI

#define SYSCFG_EXTICR3_EXTI8_PI   0x0008U

PI[8] pin

◆ SYSCFG_EXTICR3_EXTI8_PJ

#define SYSCFG_EXTICR3_EXTI8_PJ   0x0009U

PJ[8] pin

◆ SYSCFG_EXTICR3_EXTI9

#define SYSCFG_EXTICR3_EXTI9   SYSCFG_EXTICR3_EXTI9_Msk

EXTI 9 configuration

◆ SYSCFG_EXTICR3_EXTI9_Msk

#define SYSCFG_EXTICR3_EXTI9_Msk   (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)

0x000000F0

◆ SYSCFG_EXTICR3_EXTI9_PA

#define SYSCFG_EXTICR3_EXTI9_PA   0x0000U

EXTI9 configuration.

PA[9] pin

◆ SYSCFG_EXTICR3_EXTI9_PB

#define SYSCFG_EXTICR3_EXTI9_PB   0x0010U

PB[9] pin

◆ SYSCFG_EXTICR3_EXTI9_PC

#define SYSCFG_EXTICR3_EXTI9_PC   0x0020U

PC[9] pin

◆ SYSCFG_EXTICR3_EXTI9_PD

#define SYSCFG_EXTICR3_EXTI9_PD   0x0030U

PD[9] pin

◆ SYSCFG_EXTICR3_EXTI9_PE

#define SYSCFG_EXTICR3_EXTI9_PE   0x0040U

PE[9] pin

◆ SYSCFG_EXTICR3_EXTI9_PF

#define SYSCFG_EXTICR3_EXTI9_PF   0x0050U

PF[9] pin

◆ SYSCFG_EXTICR3_EXTI9_PG

#define SYSCFG_EXTICR3_EXTI9_PG   0x0060U

PG[9] pin

◆ SYSCFG_EXTICR3_EXTI9_PH

#define SYSCFG_EXTICR3_EXTI9_PH   0x0070U

PH[9] pin

◆ SYSCFG_EXTICR3_EXTI9_PI

#define SYSCFG_EXTICR3_EXTI9_PI   0x0080U

PI[9] pin

◆ SYSCFG_EXTICR3_EXTI9_PJ

#define SYSCFG_EXTICR3_EXTI9_PJ   0x0090U

PJ[9] pin

◆ SYSCFG_EXTICR4_EXTI12

#define SYSCFG_EXTICR4_EXTI12   SYSCFG_EXTICR4_EXTI12_Msk

EXTI 12 configuration

◆ SYSCFG_EXTICR4_EXTI12_Msk

#define SYSCFG_EXTICR4_EXTI12_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)

0x0000000F

◆ SYSCFG_EXTICR4_EXTI12_PA

#define SYSCFG_EXTICR4_EXTI12_PA   0x0000U

EXTI12 configuration.

PA[12] pin

◆ SYSCFG_EXTICR4_EXTI12_PB

#define SYSCFG_EXTICR4_EXTI12_PB   0x0001U

PB[12] pin

◆ SYSCFG_EXTICR4_EXTI12_PC

#define SYSCFG_EXTICR4_EXTI12_PC   0x0002U

PC[12] pin

◆ SYSCFG_EXTICR4_EXTI12_PD

#define SYSCFG_EXTICR4_EXTI12_PD   0x0003U

PD[12] pin

◆ SYSCFG_EXTICR4_EXTI12_PE

#define SYSCFG_EXTICR4_EXTI12_PE   0x0004U

PE[12] pin

◆ SYSCFG_EXTICR4_EXTI12_PF

#define SYSCFG_EXTICR4_EXTI12_PF   0x0005U

PF[12] pin

◆ SYSCFG_EXTICR4_EXTI12_PG

#define SYSCFG_EXTICR4_EXTI12_PG   0x0006U

PG[12] pin

◆ SYSCFG_EXTICR4_EXTI12_PH

#define SYSCFG_EXTICR4_EXTI12_PH   0x0007U

PH[12] pin

◆ SYSCFG_EXTICR4_EXTI12_PI

#define SYSCFG_EXTICR4_EXTI12_PI   0x0008U

PI[12] pin

◆ SYSCFG_EXTICR4_EXTI12_PJ

#define SYSCFG_EXTICR4_EXTI12_PJ   0x0009U

PJ[12] pin

◆ SYSCFG_EXTICR4_EXTI13

#define SYSCFG_EXTICR4_EXTI13   SYSCFG_EXTICR4_EXTI13_Msk

EXTI 13 configuration

◆ SYSCFG_EXTICR4_EXTI13_Msk

#define SYSCFG_EXTICR4_EXTI13_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)

0x000000F0

◆ SYSCFG_EXTICR4_EXTI13_PA

#define SYSCFG_EXTICR4_EXTI13_PA   0x0000U

EXTI13 configuration.

PA[13] pin

◆ SYSCFG_EXTICR4_EXTI13_PB

#define SYSCFG_EXTICR4_EXTI13_PB   0x0010U

PB[13] pin

◆ SYSCFG_EXTICR4_EXTI13_PC

#define SYSCFG_EXTICR4_EXTI13_PC   0x0020U

PC[13] pin

◆ SYSCFG_EXTICR4_EXTI13_PD

#define SYSCFG_EXTICR4_EXTI13_PD   0x0030U

PD[13] pin

◆ SYSCFG_EXTICR4_EXTI13_PE

#define SYSCFG_EXTICR4_EXTI13_PE   0x0040U

PE[13] pin

◆ SYSCFG_EXTICR4_EXTI13_PF

#define SYSCFG_EXTICR4_EXTI13_PF   0x0050U

PF[13] pin

◆ SYSCFG_EXTICR4_EXTI13_PG

#define SYSCFG_EXTICR4_EXTI13_PG   0x0060U

PG[13] pin

◆ SYSCFG_EXTICR4_EXTI13_PH

#define SYSCFG_EXTICR4_EXTI13_PH   0x0070U

PH[13] pin

◆ SYSCFG_EXTICR4_EXTI13_PI

#define SYSCFG_EXTICR4_EXTI13_PI   0x0080U

PI[13] pin

◆ SYSCFG_EXTICR4_EXTI13_PJ

#define SYSCFG_EXTICR4_EXTI13_PJ   0x0090U

PJ[13] pin

◆ SYSCFG_EXTICR4_EXTI14

#define SYSCFG_EXTICR4_EXTI14   SYSCFG_EXTICR4_EXTI14_Msk

EXTI 14 configuration

◆ SYSCFG_EXTICR4_EXTI14_Msk

#define SYSCFG_EXTICR4_EXTI14_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)

0x00000F00

◆ SYSCFG_EXTICR4_EXTI14_PA

#define SYSCFG_EXTICR4_EXTI14_PA   0x0000U

EXTI14 configuration.

PA[14] pin

◆ SYSCFG_EXTICR4_EXTI14_PB

#define SYSCFG_EXTICR4_EXTI14_PB   0x0100U

PB[14] pin

◆ SYSCFG_EXTICR4_EXTI14_PC

#define SYSCFG_EXTICR4_EXTI14_PC   0x0200U

PC[14] pin

◆ SYSCFG_EXTICR4_EXTI14_PD

#define SYSCFG_EXTICR4_EXTI14_PD   0x0300U

PD[14] pin

◆ SYSCFG_EXTICR4_EXTI14_PE

#define SYSCFG_EXTICR4_EXTI14_PE   0x0400U

PE[14] pin

◆ SYSCFG_EXTICR4_EXTI14_PF

#define SYSCFG_EXTICR4_EXTI14_PF   0x0500U

PF[14] pin

◆ SYSCFG_EXTICR4_EXTI14_PG

#define SYSCFG_EXTICR4_EXTI14_PG   0x0600U

PG[14] pin

◆ SYSCFG_EXTICR4_EXTI14_PH

#define SYSCFG_EXTICR4_EXTI14_PH   0x0700U

PH[14] pin

◆ SYSCFG_EXTICR4_EXTI14_PI

#define SYSCFG_EXTICR4_EXTI14_PI   0x0800U

PI[14] pin

◆ SYSCFG_EXTICR4_EXTI14_PJ

#define SYSCFG_EXTICR4_EXTI14_PJ   0x0900U

PJ[14] pin

◆ SYSCFG_EXTICR4_EXTI15

#define SYSCFG_EXTICR4_EXTI15   SYSCFG_EXTICR4_EXTI15_Msk

EXTI 15 configuration

◆ SYSCFG_EXTICR4_EXTI15_Msk

#define SYSCFG_EXTICR4_EXTI15_Msk   (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)

0x0000F000

◆ SYSCFG_EXTICR4_EXTI15_PA

#define SYSCFG_EXTICR4_EXTI15_PA   0x0000U

EXTI15 configuration.

PA[15] pin

◆ SYSCFG_EXTICR4_EXTI15_PB

#define SYSCFG_EXTICR4_EXTI15_PB   0x1000U

PB[15] pin

◆ SYSCFG_EXTICR4_EXTI15_PC

#define SYSCFG_EXTICR4_EXTI15_PC   0x2000U

PC[15] pin

◆ SYSCFG_EXTICR4_EXTI15_PD

#define SYSCFG_EXTICR4_EXTI15_PD   0x3000U

PD[15] pin

◆ SYSCFG_EXTICR4_EXTI15_PE

#define SYSCFG_EXTICR4_EXTI15_PE   0x4000U

PE[15] pin

◆ SYSCFG_EXTICR4_EXTI15_PF

#define SYSCFG_EXTICR4_EXTI15_PF   0x5000U

PF[15] pin

◆ SYSCFG_EXTICR4_EXTI15_PG

#define SYSCFG_EXTICR4_EXTI15_PG   0x6000U

PG[15] pin

◆ SYSCFG_EXTICR4_EXTI15_PH

#define SYSCFG_EXTICR4_EXTI15_PH   0x7000U

PH[15] pin

◆ SYSCFG_EXTICR4_EXTI15_PI

#define SYSCFG_EXTICR4_EXTI15_PI   0x8000U

PI[15] pin

◆ SYSCFG_EXTICR4_EXTI15_PJ

#define SYSCFG_EXTICR4_EXTI15_PJ   0x9000U

PJ[15] pin

◆ SYSCFG_MEMRMP_MEM_BOOT

#define SYSCFG_MEMRMP_MEM_BOOT   SYSCFG_MEMRMP_MEM_BOOT_Msk

Boot information after Reset

◆ SYSCFG_MEMRMP_MEM_BOOT_Msk

#define SYSCFG_MEMRMP_MEM_BOOT_Msk   (0x1UL << SYSCFG_MEMRMP_MEM_BOOT_Pos)

0x00000001

◆ SYSCFG_MEMRMP_SWP_FB

#define SYSCFG_MEMRMP_SWP_FB   SYSCFG_MEMRMP_SWP_FB_Msk

User Flash Bank swap

◆ SYSCFG_MEMRMP_SWP_FB_Msk

#define SYSCFG_MEMRMP_SWP_FB_Msk   (0x1UL << SYSCFG_MEMRMP_SWP_FB_Pos)

0x00000100

◆ SYSCFG_MEMRMP_SWP_FMC

#define SYSCFG_MEMRMP_SWP_FMC   SYSCFG_MEMRMP_SWP_FMC_Msk

FMC Memory Mapping swapping

◆ SYSCFG_MEMRMP_SWP_FMC_0

#define SYSCFG_MEMRMP_SWP_FMC_0   (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos)

0x00000400

◆ SYSCFG_MEMRMP_SWP_FMC_1

#define SYSCFG_MEMRMP_SWP_FMC_1   (0x2UL << SYSCFG_MEMRMP_SWP_FMC_Pos)

0x00000800

◆ SYSCFG_MEMRMP_SWP_FMC_Msk

#define SYSCFG_MEMRMP_SWP_FMC_Msk   (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos)

0x00000C00

◆ SYSCFG_PMC_ADC1DC2

#define SYSCFG_PMC_ADC1DC2   SYSCFG_PMC_ADC1DC2_Msk

Refer to AN4073 on how to use this bit

◆ SYSCFG_PMC_ADC1DC2_Msk

#define SYSCFG_PMC_ADC1DC2_Msk   (0x1UL << SYSCFG_PMC_ADC1DC2_Pos)

0x00010000

◆ SYSCFG_PMC_ADC2DC2

#define SYSCFG_PMC_ADC2DC2   SYSCFG_PMC_ADC2DC2_Msk

Refer to AN4073 on how to use this bit

◆ SYSCFG_PMC_ADC2DC2_Msk

#define SYSCFG_PMC_ADC2DC2_Msk   (0x1UL << SYSCFG_PMC_ADC2DC2_Pos)

0x00020000

◆ SYSCFG_PMC_ADC3DC2

#define SYSCFG_PMC_ADC3DC2   SYSCFG_PMC_ADC3DC2_Msk

Refer to AN4073 on how to use this bit

◆ SYSCFG_PMC_ADC3DC2_Msk

#define SYSCFG_PMC_ADC3DC2_Msk   (0x1UL << SYSCFG_PMC_ADC3DC2_Pos)

0x00040000

◆ SYSCFG_PMC_ADCxDC2

#define SYSCFG_PMC_ADCxDC2   SYSCFG_PMC_ADCxDC2_Msk

Refer to AN4073 on how to use this bit

◆ SYSCFG_PMC_ADCxDC2_Msk

#define SYSCFG_PMC_ADCxDC2_Msk   (0x7UL << SYSCFG_PMC_ADCxDC2_Pos)

0x00070000

◆ SYSCFG_PMC_I2C1_FMP

#define SYSCFG_PMC_I2C1_FMP   SYSCFG_PMC_I2C1_FMP_Msk

I2C1_FMP I2C1 Fast Mode + Enable

◆ SYSCFG_PMC_I2C1_FMP_Msk

#define SYSCFG_PMC_I2C1_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C1_FMP_Pos)

0x00000001

◆ SYSCFG_PMC_I2C2_FMP

#define SYSCFG_PMC_I2C2_FMP   SYSCFG_PMC_I2C2_FMP_Msk

I2C2_FMP I2C2 Fast Mode + Enable

◆ SYSCFG_PMC_I2C2_FMP_Msk

#define SYSCFG_PMC_I2C2_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C2_FMP_Pos)

0x00000002

◆ SYSCFG_PMC_I2C3_FMP

#define SYSCFG_PMC_I2C3_FMP   SYSCFG_PMC_I2C3_FMP_Msk

I2C3_FMP I2C3 Fast Mode + Enable

◆ SYSCFG_PMC_I2C3_FMP_Msk

#define SYSCFG_PMC_I2C3_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C3_FMP_Pos)

0x00000004

◆ SYSCFG_PMC_I2C4_FMP

#define SYSCFG_PMC_I2C4_FMP   SYSCFG_PMC_I2C4_FMP_Msk

I2C4_FMP I2C4 Fast Mode + Enable

◆ SYSCFG_PMC_I2C4_FMP_Msk

#define SYSCFG_PMC_I2C4_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C4_FMP_Pos)

0x00000008

◆ SYSCFG_PMC_I2C_PB6_FMP

#define SYSCFG_PMC_I2C_PB6_FMP   SYSCFG_PMC_I2C_PB6_FMP_Msk

PB6_FMP Fast Mode + Enable

◆ SYSCFG_PMC_I2C_PB6_FMP_Msk

#define SYSCFG_PMC_I2C_PB6_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C_PB6_FMP_Pos)

0x00000010

◆ SYSCFG_PMC_I2C_PB7_FMP

#define SYSCFG_PMC_I2C_PB7_FMP   SYSCFG_PMC_I2C_PB7_FMP_Msk

PB7_FMP Fast Mode + Enable

◆ SYSCFG_PMC_I2C_PB7_FMP_Msk

#define SYSCFG_PMC_I2C_PB7_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C_PB7_FMP_Pos)

0x00000020

◆ SYSCFG_PMC_I2C_PB8_FMP

#define SYSCFG_PMC_I2C_PB8_FMP   SYSCFG_PMC_I2C_PB8_FMP_Msk

PB8_FMP Fast Mode + Enable

◆ SYSCFG_PMC_I2C_PB8_FMP_Msk

#define SYSCFG_PMC_I2C_PB8_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C_PB8_FMP_Pos)

0x00000040

◆ SYSCFG_PMC_I2C_PB9_FMP

#define SYSCFG_PMC_I2C_PB9_FMP   SYSCFG_PMC_I2C_PB9_FMP_Msk

PB9_FMP Fast Mode + Enable

◆ SYSCFG_PMC_I2C_PB9_FMP_Msk

#define SYSCFG_PMC_I2C_PB9_FMP_Msk   (0x1UL << SYSCFG_PMC_I2C_PB9_FMP_Pos)

0x00000080

◆ SYSCFG_PMC_MII_RMII_SEL

#define SYSCFG_PMC_MII_RMII_SEL   SYSCFG_PMC_MII_RMII_SEL_Msk

Ethernet PHY interface selection

◆ SYSCFG_PMC_MII_RMII_SEL_Msk

#define SYSCFG_PMC_MII_RMII_SEL_Msk   (0x1UL << SYSCFG_PMC_MII_RMII_SEL_Pos)

0x00800000

◆ TEMPSENSOR_CAL1_ADDR_CMSIS

#define TEMPSENSOR_CAL1_ADDR_CMSIS   ((uint16_t*) (0x1FF0F44C))

Internal temperature sensor, address of parameter TS_CAL1: On STM32F7, temperature sensor ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV).

◆ TEMPSENSOR_CAL2_ADDR_CMSIS

#define TEMPSENSOR_CAL2_ADDR_CMSIS   ((uint16_t*) (0x1FF0F44E))

Internal temperature sensor, address of parameter TS_CAL2: On STM32F7, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV).

◆ TIM11_OR_TI1_RMP

#define TIM11_OR_TI1_RMP   TIM11_OR_TI1_RMP_Msk

TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap)

◆ TIM11_OR_TI1_RMP_0

#define TIM11_OR_TI1_RMP_0   (0x1UL << TIM11_OR_TI1_RMP_Pos)

0x00000001

◆ TIM11_OR_TI1_RMP_1

#define TIM11_OR_TI1_RMP_1   (0x2UL << TIM11_OR_TI1_RMP_Pos)

0x00000002

◆ TIM11_OR_TI1_RMP_Msk

#define TIM11_OR_TI1_RMP_Msk   (0x3UL << TIM11_OR_TI1_RMP_Pos)

0x00000003

◆ TIM1_AF1_BKDF1BKE

#define TIM1_AF1_BKDF1BKE   TIM1_AF1_BKDF1BKE_Msk

BRK DFSDM1_BREAK enable

◆ TIM1_AF1_BKDF1BKE_Msk

#define TIM1_AF1_BKDF1BKE_Msk   (0x1UL << TIM1_AF1_BKDF1BKE_Pos)

0x00000100

◆ TIM1_AF1_BKINE

#define TIM1_AF1_BKINE   TIM1_AF1_BKINE_Msk

BRK BKIN input enable

◆ TIM1_AF1_BKINE_Msk

#define TIM1_AF1_BKINE_Msk   (0x1UL << TIM1_AF1_BKINE_Pos)

0x00000001

◆ TIM1_AF1_BKINP

#define TIM1_AF1_BKINP   TIM1_AF1_BKINP_Msk

BRK BKIN input polarity

◆ TIM1_AF1_BKINP_Msk

#define TIM1_AF1_BKINP_Msk   (0x1UL << TIM1_AF1_BKINP_Pos)

0x00000200

◆ TIM1_AF2_BK2DF1BKE

#define TIM1_AF2_BK2DF1BKE   TIM1_AF2_BK2DF1BKE_Msk

BRK2 DFSDM1_BREAK enable

◆ TIM1_AF2_BK2DF1BKE_Msk

#define TIM1_AF2_BK2DF1BKE_Msk   (0x1UL << TIM1_AF2_BK2DF1BKE_Pos)

0x00000100

◆ TIM1_AF2_BK2INE

#define TIM1_AF2_BK2INE   TIM1_AF2_BK2INE_Msk

BRK2 BKIN input enable

◆ TIM1_AF2_BK2INE_Msk

#define TIM1_AF2_BK2INE_Msk   (0x1UL << TIM1_AF2_BK2INE_Pos)

0x00000001

◆ TIM1_AF2_BK2INP

#define TIM1_AF2_BK2INP   TIM1_AF2_BK2INP_Msk

BRK BKIN input polarity

◆ TIM1_AF2_BK2INP_Msk

#define TIM1_AF2_BK2INP_Msk   (0x1UL << TIM1_AF2_BK2INP_Pos)

0x00000200

◆ TIM2_OR_ITR1_RMP

#define TIM2_OR_ITR1_RMP   TIM2_OR_ITR1_RMP_Msk

TIM2 Internal trigger 1 remap

◆ TIM2_OR_ITR1_RMP_0

#define TIM2_OR_ITR1_RMP_0   (0x1UL << TIM2_OR_ITR1_RMP_Pos)

0x00000400

◆ TIM2_OR_ITR1_RMP_1

#define TIM2_OR_ITR1_RMP_1   (0x2UL << TIM2_OR_ITR1_RMP_Pos)

0x00000800

◆ TIM2_OR_ITR1_RMP_Msk

#define TIM2_OR_ITR1_RMP_Msk   (0x3UL << TIM2_OR_ITR1_RMP_Pos)

0x00000C00

◆ TIM5_OR_TI4_RMP

#define TIM5_OR_TI4_RMP   TIM5_OR_TI4_RMP_Msk

TI4_RMP[1:0] bits (TIM5 Input Capture 4 remap)

◆ TIM5_OR_TI4_RMP_0

#define TIM5_OR_TI4_RMP_0   (0x1UL << TIM5_OR_TI4_RMP_Pos)

0x00000040

◆ TIM5_OR_TI4_RMP_1

#define TIM5_OR_TI4_RMP_1   (0x2UL << TIM5_OR_TI4_RMP_Pos)

0x00000080

◆ TIM5_OR_TI4_RMP_Msk

#define TIM5_OR_TI4_RMP_Msk   (0x3UL << TIM5_OR_TI4_RMP_Pos)

0x000000C0

◆ TIM8_AF1_BKDF1BKE

#define TIM8_AF1_BKDF1BKE   TIM8_AF1_BKDF1BKE_Msk

BRK DFSDM1_BREAK enable

◆ TIM8_AF1_BKDF1BKE_Msk

#define TIM8_AF1_BKDF1BKE_Msk   (0x1UL << TIM8_AF1_BKDF1BKE_Pos)

0x00000100

◆ TIM8_AF1_BKINE

#define TIM8_AF1_BKINE   TIM8_AF1_BKINE_Msk

BRK BKIN input enable

◆ TIM8_AF1_BKINE_Msk

#define TIM8_AF1_BKINE_Msk   (0x1UL << TIM8_AF1_BKINE_Pos)

0x00000001

◆ TIM8_AF1_BKINP

#define TIM8_AF1_BKINP   TIM8_AF1_BKINP_Msk

BRK BKIN input polarity

◆ TIM8_AF1_BKINP_Msk

#define TIM8_AF1_BKINP_Msk   (0x1UL << TIM8_AF1_BKINP_Pos)

0x00000200

◆ TIM8_AF2_BK2DF1BKE

#define TIM8_AF2_BK2DF1BKE   TIM8_AF2_BK2DF1BKE_Msk

BRK2 DFSDM1_BREAK enable

◆ TIM8_AF2_BK2DF1BKE_Msk

#define TIM8_AF2_BK2DF1BKE_Msk   (0x1UL << TIM8_AF2_BK2DF1BKE_Pos)

0x00000100

◆ TIM8_AF2_BK2INE

#define TIM8_AF2_BK2INE   TIM8_AF2_BK2INE_Msk

BRK2 BKIN2 input enable

◆ TIM8_AF2_BK2INE_Msk

#define TIM8_AF2_BK2INE_Msk   (0x1UL << TIM8_AF2_BK2INE_Pos)

0x00000001

◆ TIM8_AF2_BK2INP

#define TIM8_AF2_BK2INP   TIM8_AF2_BK2INP_Msk

BRK BKIN input polarity

◆ TIM8_AF2_BK2INP_Msk

#define TIM8_AF2_BK2INP_Msk   (0x1UL << TIM8_AF2_BK2INP_Pos)

0x00000200

◆ TIM_ARR_ARR

#define TIM_ARR_ARR   TIM_ARR_ARR_Msk

actual auto-reload Value

◆ TIM_ARR_ARR_Msk

#define TIM_ARR_ARR_Msk   (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)

0xFFFFFFFF

◆ TIM_BDTR_AOE

#define TIM_BDTR_AOE   TIM_BDTR_AOE_Msk

Automatic Output enable

◆ TIM_BDTR_AOE_Msk

#define TIM_BDTR_AOE_Msk   (0x1UL << TIM_BDTR_AOE_Pos)

0x00004000

◆ TIM_BDTR_BK2E

#define TIM_BDTR_BK2E   TIM_BDTR_BK2E_Msk

Break enable for Break2

◆ TIM_BDTR_BK2E_Msk

#define TIM_BDTR_BK2E_Msk   (0x1UL << TIM_BDTR_BK2E_Pos)

0x01000000

◆ TIM_BDTR_BK2F

#define TIM_BDTR_BK2F   TIM_BDTR_BK2F_Msk

Break Filter for Break2

◆ TIM_BDTR_BK2F_Msk

#define TIM_BDTR_BK2F_Msk   (0xFUL << TIM_BDTR_BK2F_Pos)

0x00F00000

◆ TIM_BDTR_BK2P

#define TIM_BDTR_BK2P   TIM_BDTR_BK2P_Msk

Break Polarity for Break2

◆ TIM_BDTR_BK2P_Msk

#define TIM_BDTR_BK2P_Msk   (0x1UL << TIM_BDTR_BK2P_Pos)

0x02000000

◆ TIM_BDTR_BKE

#define TIM_BDTR_BKE   TIM_BDTR_BKE_Msk

Break enable

◆ TIM_BDTR_BKE_Msk

#define TIM_BDTR_BKE_Msk   (0x1UL << TIM_BDTR_BKE_Pos)

0x00001000

◆ TIM_BDTR_BKF

#define TIM_BDTR_BKF   TIM_BDTR_BKF_Msk

Break Filter for Break1

◆ TIM_BDTR_BKF_Msk

#define TIM_BDTR_BKF_Msk   (0xFUL << TIM_BDTR_BKF_Pos)

0x000F0000

◆ TIM_BDTR_BKP

#define TIM_BDTR_BKP   TIM_BDTR_BKP_Msk

Break Polarity

◆ TIM_BDTR_BKP_Msk

#define TIM_BDTR_BKP_Msk   (0x1UL << TIM_BDTR_BKP_Pos)

0x00002000

◆ TIM_BDTR_DTG

#define TIM_BDTR_DTG   TIM_BDTR_DTG_Msk

DTG[0:7] bits (Dead-Time Generator set-up)

◆ TIM_BDTR_DTG_0

#define TIM_BDTR_DTG_0   (0x01UL << TIM_BDTR_DTG_Pos)

0x00000001

◆ TIM_BDTR_DTG_1

#define TIM_BDTR_DTG_1   (0x02UL << TIM_BDTR_DTG_Pos)

0x00000002

◆ TIM_BDTR_DTG_2

#define TIM_BDTR_DTG_2   (0x04UL << TIM_BDTR_DTG_Pos)

0x00000004

◆ TIM_BDTR_DTG_3

#define TIM_BDTR_DTG_3   (0x08UL << TIM_BDTR_DTG_Pos)

0x00000008

◆ TIM_BDTR_DTG_4

#define TIM_BDTR_DTG_4   (0x10UL << TIM_BDTR_DTG_Pos)

0x00000010

◆ TIM_BDTR_DTG_5

#define TIM_BDTR_DTG_5   (0x20UL << TIM_BDTR_DTG_Pos)

0x00000020

◆ TIM_BDTR_DTG_6

#define TIM_BDTR_DTG_6   (0x40UL << TIM_BDTR_DTG_Pos)

0x00000040

◆ TIM_BDTR_DTG_7

#define TIM_BDTR_DTG_7   (0x80UL << TIM_BDTR_DTG_Pos)

0x00000080

◆ TIM_BDTR_DTG_Msk

#define TIM_BDTR_DTG_Msk   (0xFFUL << TIM_BDTR_DTG_Pos)

0x000000FF

◆ TIM_BDTR_LOCK

#define TIM_BDTR_LOCK   TIM_BDTR_LOCK_Msk

LOCK[1:0] bits (Lock Configuration)

◆ TIM_BDTR_LOCK_0

#define TIM_BDTR_LOCK_0   (0x1UL << TIM_BDTR_LOCK_Pos)

0x00000100

◆ TIM_BDTR_LOCK_1

#define TIM_BDTR_LOCK_1   (0x2UL << TIM_BDTR_LOCK_Pos)

0x00000200

◆ TIM_BDTR_LOCK_Msk

#define TIM_BDTR_LOCK_Msk   (0x3UL << TIM_BDTR_LOCK_Pos)

0x00000300

◆ TIM_BDTR_MOE

#define TIM_BDTR_MOE   TIM_BDTR_MOE_Msk

Main Output enable

◆ TIM_BDTR_MOE_Msk

#define TIM_BDTR_MOE_Msk   (0x1UL << TIM_BDTR_MOE_Pos)

0x00008000

◆ TIM_BDTR_OSSI

#define TIM_BDTR_OSSI   TIM_BDTR_OSSI_Msk

Off-State Selection for Idle mode

◆ TIM_BDTR_OSSI_Msk

#define TIM_BDTR_OSSI_Msk   (0x1UL << TIM_BDTR_OSSI_Pos)

0x00000400

◆ TIM_BDTR_OSSR

#define TIM_BDTR_OSSR   TIM_BDTR_OSSR_Msk

Off-State Selection for Run mode

◆ TIM_BDTR_OSSR_Msk

#define TIM_BDTR_OSSR_Msk   (0x1UL << TIM_BDTR_OSSR_Pos)

0x00000800

◆ TIM_BREAK_INPUT_SUPPORT

#define TIM_BREAK_INPUT_SUPPORT

TIM Break input feature available on specific devices

◆ TIM_CCER_CC1E

#define TIM_CCER_CC1E   TIM_CCER_CC1E_Msk

Capture/Compare 1 output enable

◆ TIM_CCER_CC1E_Msk

#define TIM_CCER_CC1E_Msk   (0x1UL << TIM_CCER_CC1E_Pos)

0x00000001

◆ TIM_CCER_CC1NE

#define TIM_CCER_CC1NE   TIM_CCER_CC1NE_Msk

Capture/Compare 1 Complementary output enable

◆ TIM_CCER_CC1NE_Msk

#define TIM_CCER_CC1NE_Msk   (0x1UL << TIM_CCER_CC1NE_Pos)

0x00000004

◆ TIM_CCER_CC1NP

#define TIM_CCER_CC1NP   TIM_CCER_CC1NP_Msk

Capture/Compare 1 Complementary output Polarity

◆ TIM_CCER_CC1NP_Msk

#define TIM_CCER_CC1NP_Msk   (0x1UL << TIM_CCER_CC1NP_Pos)

0x00000008

◆ TIM_CCER_CC1P

#define TIM_CCER_CC1P   TIM_CCER_CC1P_Msk

Capture/Compare 1 output Polarity

◆ TIM_CCER_CC1P_Msk

#define TIM_CCER_CC1P_Msk   (0x1UL << TIM_CCER_CC1P_Pos)

0x00000002

◆ TIM_CCER_CC2E

#define TIM_CCER_CC2E   TIM_CCER_CC2E_Msk

Capture/Compare 2 output enable

◆ TIM_CCER_CC2E_Msk

#define TIM_CCER_CC2E_Msk   (0x1UL << TIM_CCER_CC2E_Pos)

0x00000010

◆ TIM_CCER_CC2NE

#define TIM_CCER_CC2NE   TIM_CCER_CC2NE_Msk

Capture/Compare 2 Complementary output enable

◆ TIM_CCER_CC2NE_Msk

#define TIM_CCER_CC2NE_Msk   (0x1UL << TIM_CCER_CC2NE_Pos)

0x00000040

◆ TIM_CCER_CC2NP

#define TIM_CCER_CC2NP   TIM_CCER_CC2NP_Msk

Capture/Compare 2 Complementary output Polarity

◆ TIM_CCER_CC2NP_Msk

#define TIM_CCER_CC2NP_Msk   (0x1UL << TIM_CCER_CC2NP_Pos)

0x00000080

◆ TIM_CCER_CC2P

#define TIM_CCER_CC2P   TIM_CCER_CC2P_Msk

Capture/Compare 2 output Polarity

◆ TIM_CCER_CC2P_Msk

#define TIM_CCER_CC2P_Msk   (0x1UL << TIM_CCER_CC2P_Pos)

0x00000020

◆ TIM_CCER_CC3E

#define TIM_CCER_CC3E   TIM_CCER_CC3E_Msk

Capture/Compare 3 output enable

◆ TIM_CCER_CC3E_Msk

#define TIM_CCER_CC3E_Msk   (0x1UL << TIM_CCER_CC3E_Pos)

0x00000100

◆ TIM_CCER_CC3NE

#define TIM_CCER_CC3NE   TIM_CCER_CC3NE_Msk

Capture/Compare 3 Complementary output enable

◆ TIM_CCER_CC3NE_Msk

#define TIM_CCER_CC3NE_Msk   (0x1UL << TIM_CCER_CC3NE_Pos)

0x00000400

◆ TIM_CCER_CC3NP

#define TIM_CCER_CC3NP   TIM_CCER_CC3NP_Msk

Capture/Compare 3 Complementary output Polarity

◆ TIM_CCER_CC3NP_Msk

#define TIM_CCER_CC3NP_Msk   (0x1UL << TIM_CCER_CC3NP_Pos)

0x00000800

◆ TIM_CCER_CC3P

#define TIM_CCER_CC3P   TIM_CCER_CC3P_Msk

Capture/Compare 3 output Polarity

◆ TIM_CCER_CC3P_Msk

#define TIM_CCER_CC3P_Msk   (0x1UL << TIM_CCER_CC3P_Pos)

0x00000200

◆ TIM_CCER_CC4E

#define TIM_CCER_CC4E   TIM_CCER_CC4E_Msk

Capture/Compare 4 output enable

◆ TIM_CCER_CC4E_Msk

#define TIM_CCER_CC4E_Msk   (0x1UL << TIM_CCER_CC4E_Pos)

0x00001000

◆ TIM_CCER_CC4NP

#define TIM_CCER_CC4NP   TIM_CCER_CC4NP_Msk

Capture/Compare 4 Complementary output Polarity

◆ TIM_CCER_CC4NP_Msk

#define TIM_CCER_CC4NP_Msk   (0x1UL << TIM_CCER_CC4NP_Pos)

0x00008000

◆ TIM_CCER_CC4P

#define TIM_CCER_CC4P   TIM_CCER_CC4P_Msk

Capture/Compare 4 output Polarity

◆ TIM_CCER_CC4P_Msk

#define TIM_CCER_CC4P_Msk   (0x1UL << TIM_CCER_CC4P_Pos)

0x00002000

◆ TIM_CCER_CC5E

#define TIM_CCER_CC5E   TIM_CCER_CC5E_Msk

Capture/Compare 5 output enable

◆ TIM_CCER_CC5E_Msk

#define TIM_CCER_CC5E_Msk   (0x1UL << TIM_CCER_CC5E_Pos)

0x00010000

◆ TIM_CCER_CC5P

#define TIM_CCER_CC5P   TIM_CCER_CC5P_Msk

Capture/Compare 5 output Polarity

◆ TIM_CCER_CC5P_Msk

#define TIM_CCER_CC5P_Msk   (0x1UL << TIM_CCER_CC5P_Pos)

0x00020000

◆ TIM_CCER_CC6E

#define TIM_CCER_CC6E   TIM_CCER_CC6E_Msk

Capture/Compare 6 output enable

◆ TIM_CCER_CC6E_Msk

#define TIM_CCER_CC6E_Msk   (0x1UL << TIM_CCER_CC6E_Pos)

0x00100000

◆ TIM_CCER_CC6P

#define TIM_CCER_CC6P   TIM_CCER_CC6P_Msk

Capture/Compare 6 output Polarity

◆ TIM_CCER_CC6P_Msk

#define TIM_CCER_CC6P_Msk   (0x1UL << TIM_CCER_CC6P_Pos)

0x00200000

◆ TIM_CCMR1_CC1S

#define TIM_CCMR1_CC1S   TIM_CCMR1_CC1S_Msk

CC1S[1:0] bits (Capture/Compare 1 Selection)

◆ TIM_CCMR1_CC1S_0

#define TIM_CCMR1_CC1S_0   (0x1UL << TIM_CCMR1_CC1S_Pos)

0x00000001

◆ TIM_CCMR1_CC1S_1

#define TIM_CCMR1_CC1S_1   (0x2UL << TIM_CCMR1_CC1S_Pos)

0x00000002

◆ TIM_CCMR1_CC1S_Msk

#define TIM_CCMR1_CC1S_Msk   (0x3UL << TIM_CCMR1_CC1S_Pos)

0x00000003

◆ TIM_CCMR1_CC2S

#define TIM_CCMR1_CC2S   TIM_CCMR1_CC2S_Msk

CC2S[1:0] bits (Capture/Compare 2 Selection)

◆ TIM_CCMR1_CC2S_0

#define TIM_CCMR1_CC2S_0   (0x1UL << TIM_CCMR1_CC2S_Pos)

0x00000100

◆ TIM_CCMR1_CC2S_1

#define TIM_CCMR1_CC2S_1   (0x2UL << TIM_CCMR1_CC2S_Pos)

0x00000200

◆ TIM_CCMR1_CC2S_Msk

#define TIM_CCMR1_CC2S_Msk   (0x3UL << TIM_CCMR1_CC2S_Pos)

0x00000300

◆ TIM_CCMR1_IC1F

#define TIM_CCMR1_IC1F   TIM_CCMR1_IC1F_Msk

IC1F[3:0] bits (Input Capture 1 Filter)

◆ TIM_CCMR1_IC1F_0

#define TIM_CCMR1_IC1F_0   (0x1UL << TIM_CCMR1_IC1F_Pos)

0x0010

◆ TIM_CCMR1_IC1F_1

#define TIM_CCMR1_IC1F_1   (0x2UL << TIM_CCMR1_IC1F_Pos)

0x0020

◆ TIM_CCMR1_IC1F_2

#define TIM_CCMR1_IC1F_2   (0x4UL << TIM_CCMR1_IC1F_Pos)

0x0040

◆ TIM_CCMR1_IC1F_3

#define TIM_CCMR1_IC1F_3   (0x8UL << TIM_CCMR1_IC1F_Pos)

0x0080

◆ TIM_CCMR1_IC1F_Msk

#define TIM_CCMR1_IC1F_Msk   (0xFUL << TIM_CCMR1_IC1F_Pos)

0x000000F0

◆ TIM_CCMR1_IC1PSC

#define TIM_CCMR1_IC1PSC   TIM_CCMR1_IC1PSC_Msk

IC1PSC[1:0] bits (Input Capture 1 Prescaler)

◆ TIM_CCMR1_IC1PSC_0

#define TIM_CCMR1_IC1PSC_0   (0x1UL << TIM_CCMR1_IC1PSC_Pos)

0x0004

◆ TIM_CCMR1_IC1PSC_1

#define TIM_CCMR1_IC1PSC_1   (0x2UL << TIM_CCMR1_IC1PSC_Pos)

0x0008

◆ TIM_CCMR1_IC1PSC_Msk

#define TIM_CCMR1_IC1PSC_Msk   (0x3UL << TIM_CCMR1_IC1PSC_Pos)

0x0000000C

◆ TIM_CCMR1_IC2F

#define TIM_CCMR1_IC2F   TIM_CCMR1_IC2F_Msk

IC2F[3:0] bits (Input Capture 2 Filter)

◆ TIM_CCMR1_IC2F_0

#define TIM_CCMR1_IC2F_0   (0x1UL << TIM_CCMR1_IC2F_Pos)

0x1000

◆ TIM_CCMR1_IC2F_1

#define TIM_CCMR1_IC2F_1   (0x2UL << TIM_CCMR1_IC2F_Pos)

0x2000

◆ TIM_CCMR1_IC2F_2

#define TIM_CCMR1_IC2F_2   (0x4UL << TIM_CCMR1_IC2F_Pos)

0x4000

◆ TIM_CCMR1_IC2F_3

#define TIM_CCMR1_IC2F_3   (0x8UL << TIM_CCMR1_IC2F_Pos)

0x8000

◆ TIM_CCMR1_IC2F_Msk

#define TIM_CCMR1_IC2F_Msk   (0xFUL << TIM_CCMR1_IC2F_Pos)

0x0000F000

◆ TIM_CCMR1_IC2PSC

#define TIM_CCMR1_IC2PSC   TIM_CCMR1_IC2PSC_Msk

IC2PSC[1:0] bits (Input Capture 2 Prescaler)

◆ TIM_CCMR1_IC2PSC_0

#define TIM_CCMR1_IC2PSC_0   (0x1UL << TIM_CCMR1_IC2PSC_Pos)

0x0400

◆ TIM_CCMR1_IC2PSC_1

#define TIM_CCMR1_IC2PSC_1   (0x2UL << TIM_CCMR1_IC2PSC_Pos)

0x0800

◆ TIM_CCMR1_IC2PSC_Msk

#define TIM_CCMR1_IC2PSC_Msk   (0x3UL << TIM_CCMR1_IC2PSC_Pos)

0x00000C00

◆ TIM_CCMR1_OC1CE

#define TIM_CCMR1_OC1CE   TIM_CCMR1_OC1CE_Msk

Output Compare 1Clear Enable

◆ TIM_CCMR1_OC1CE_Msk

#define TIM_CCMR1_OC1CE_Msk   (0x1UL << TIM_CCMR1_OC1CE_Pos)

0x00000080

◆ TIM_CCMR1_OC1FE

#define TIM_CCMR1_OC1FE   TIM_CCMR1_OC1FE_Msk

Output Compare 1 Fast enable

◆ TIM_CCMR1_OC1FE_Msk

#define TIM_CCMR1_OC1FE_Msk   (0x1UL << TIM_CCMR1_OC1FE_Pos)

0x00000004

◆ TIM_CCMR1_OC1M

#define TIM_CCMR1_OC1M   TIM_CCMR1_OC1M_Msk

OC1M[2:0] bits (Output Compare 1 Mode)

◆ TIM_CCMR1_OC1M_0

#define TIM_CCMR1_OC1M_0   (0x0001UL << TIM_CCMR1_OC1M_Pos)

0x00000010

◆ TIM_CCMR1_OC1M_1

#define TIM_CCMR1_OC1M_1   (0x0002UL << TIM_CCMR1_OC1M_Pos)

0x00000020

◆ TIM_CCMR1_OC1M_2

#define TIM_CCMR1_OC1M_2   (0x0004UL << TIM_CCMR1_OC1M_Pos)

0x00000040

◆ TIM_CCMR1_OC1M_3

#define TIM_CCMR1_OC1M_3   (0x1000UL << TIM_CCMR1_OC1M_Pos)

0x00010000

◆ TIM_CCMR1_OC1M_Msk

#define TIM_CCMR1_OC1M_Msk   (0x1007UL << TIM_CCMR1_OC1M_Pos)

0x00010070

◆ TIM_CCMR1_OC1PE

#define TIM_CCMR1_OC1PE   TIM_CCMR1_OC1PE_Msk

Output Compare 1 Preload enable

◆ TIM_CCMR1_OC1PE_Msk

#define TIM_CCMR1_OC1PE_Msk   (0x1UL << TIM_CCMR1_OC1PE_Pos)

0x00000008

◆ TIM_CCMR1_OC2CE

#define TIM_CCMR1_OC2CE   TIM_CCMR1_OC2CE_Msk

Output Compare 2 Clear Enable

◆ TIM_CCMR1_OC2CE_Msk

#define TIM_CCMR1_OC2CE_Msk   (0x1UL << TIM_CCMR1_OC2CE_Pos)

0x00008000

◆ TIM_CCMR1_OC2FE

#define TIM_CCMR1_OC2FE   TIM_CCMR1_OC2FE_Msk

Output Compare 2 Fast enable

◆ TIM_CCMR1_OC2FE_Msk

#define TIM_CCMR1_OC2FE_Msk   (0x1UL << TIM_CCMR1_OC2FE_Pos)

0x00000400

◆ TIM_CCMR1_OC2M

#define TIM_CCMR1_OC2M   TIM_CCMR1_OC2M_Msk

OC2M[2:0] bits (Output Compare 2 Mode)

◆ TIM_CCMR1_OC2M_0

#define TIM_CCMR1_OC2M_0   (0x0001UL << TIM_CCMR1_OC2M_Pos)

0x00001000

◆ TIM_CCMR1_OC2M_1

#define TIM_CCMR1_OC2M_1   (0x0002UL << TIM_CCMR1_OC2M_Pos)

0x00002000

◆ TIM_CCMR1_OC2M_2

#define TIM_CCMR1_OC2M_2   (0x0004UL << TIM_CCMR1_OC2M_Pos)

0x00004000

◆ TIM_CCMR1_OC2M_3

#define TIM_CCMR1_OC2M_3   (0x1000UL << TIM_CCMR1_OC2M_Pos)

0x01000000

◆ TIM_CCMR1_OC2M_Msk

#define TIM_CCMR1_OC2M_Msk   (0x1007UL << TIM_CCMR1_OC2M_Pos)

0x01007000

◆ TIM_CCMR1_OC2PE

#define TIM_CCMR1_OC2PE   TIM_CCMR1_OC2PE_Msk

Output Compare 2 Preload enable

◆ TIM_CCMR1_OC2PE_Msk

#define TIM_CCMR1_OC2PE_Msk   (0x1UL << TIM_CCMR1_OC2PE_Pos)

0x00000800

◆ TIM_CCMR2_CC3S

#define TIM_CCMR2_CC3S   TIM_CCMR2_CC3S_Msk

CC3S[1:0] bits (Capture/Compare 3 Selection)

◆ TIM_CCMR2_CC3S_0

#define TIM_CCMR2_CC3S_0   (0x1UL << TIM_CCMR2_CC3S_Pos)

0x00000001

◆ TIM_CCMR2_CC3S_1

#define TIM_CCMR2_CC3S_1   (0x2UL << TIM_CCMR2_CC3S_Pos)

0x00000002

◆ TIM_CCMR2_CC3S_Msk

#define TIM_CCMR2_CC3S_Msk   (0x3UL << TIM_CCMR2_CC3S_Pos)

0x00000003

◆ TIM_CCMR2_CC4S

#define TIM_CCMR2_CC4S   TIM_CCMR2_CC4S_Msk

CC4S[1:0] bits (Capture/Compare 4 Selection)

◆ TIM_CCMR2_CC4S_0

#define TIM_CCMR2_CC4S_0   (0x1UL << TIM_CCMR2_CC4S_Pos)

0x00000100

◆ TIM_CCMR2_CC4S_1

#define TIM_CCMR2_CC4S_1   (0x2UL << TIM_CCMR2_CC4S_Pos)

0x00000200

◆ TIM_CCMR2_CC4S_Msk

#define TIM_CCMR2_CC4S_Msk   (0x3UL << TIM_CCMR2_CC4S_Pos)

0x00000300

◆ TIM_CCMR2_IC3F

#define TIM_CCMR2_IC3F   TIM_CCMR2_IC3F_Msk

IC3F[3:0] bits (Input Capture 3 Filter)

◆ TIM_CCMR2_IC3F_0

#define TIM_CCMR2_IC3F_0   (0x1UL << TIM_CCMR2_IC3F_Pos)

0x0010

◆ TIM_CCMR2_IC3F_1

#define TIM_CCMR2_IC3F_1   (0x2UL << TIM_CCMR2_IC3F_Pos)

0x0020

◆ TIM_CCMR2_IC3F_2

#define TIM_CCMR2_IC3F_2   (0x4UL << TIM_CCMR2_IC3F_Pos)

0x0040

◆ TIM_CCMR2_IC3F_3

#define TIM_CCMR2_IC3F_3   (0x8UL << TIM_CCMR2_IC3F_Pos)

0x0080

◆ TIM_CCMR2_IC3F_Msk

#define TIM_CCMR2_IC3F_Msk   (0xFUL << TIM_CCMR2_IC3F_Pos)

0x000000F0

◆ TIM_CCMR2_IC3PSC

#define TIM_CCMR2_IC3PSC   TIM_CCMR2_IC3PSC_Msk

IC3PSC[1:0] bits (Input Capture 3 Prescaler)

◆ TIM_CCMR2_IC3PSC_0

#define TIM_CCMR2_IC3PSC_0   (0x1UL << TIM_CCMR2_IC3PSC_Pos)

0x0004

◆ TIM_CCMR2_IC3PSC_1

#define TIM_CCMR2_IC3PSC_1   (0x2UL << TIM_CCMR2_IC3PSC_Pos)

0x0008

◆ TIM_CCMR2_IC3PSC_Msk

#define TIM_CCMR2_IC3PSC_Msk   (0x3UL << TIM_CCMR2_IC3PSC_Pos)

0x0000000C

◆ TIM_CCMR2_IC4F

#define TIM_CCMR2_IC4F   TIM_CCMR2_IC4F_Msk

IC4F[3:0] bits (Input Capture 4 Filter)

◆ TIM_CCMR2_IC4F_0

#define TIM_CCMR2_IC4F_0   (0x1UL << TIM_CCMR2_IC4F_Pos)

0x1000

◆ TIM_CCMR2_IC4F_1

#define TIM_CCMR2_IC4F_1   (0x2UL << TIM_CCMR2_IC4F_Pos)

0x2000

◆ TIM_CCMR2_IC4F_2

#define TIM_CCMR2_IC4F_2   (0x4UL << TIM_CCMR2_IC4F_Pos)

0x4000

◆ TIM_CCMR2_IC4F_3

#define TIM_CCMR2_IC4F_3   (0x8UL << TIM_CCMR2_IC4F_Pos)

0x8000

◆ TIM_CCMR2_IC4F_Msk

#define TIM_CCMR2_IC4F_Msk   (0xFUL << TIM_CCMR2_IC4F_Pos)

0x0000F000

◆ TIM_CCMR2_IC4PSC

#define TIM_CCMR2_IC4PSC   TIM_CCMR2_IC4PSC_Msk

IC4PSC[1:0] bits (Input Capture 4 Prescaler)

◆ TIM_CCMR2_IC4PSC_0

#define TIM_CCMR2_IC4PSC_0   (0x1UL << TIM_CCMR2_IC4PSC_Pos)

0x0400

◆ TIM_CCMR2_IC4PSC_1

#define TIM_CCMR2_IC4PSC_1   (0x2UL << TIM_CCMR2_IC4PSC_Pos)

0x0800

◆ TIM_CCMR2_IC4PSC_Msk

#define TIM_CCMR2_IC4PSC_Msk   (0x3UL << TIM_CCMR2_IC4PSC_Pos)

0x00000C00

◆ TIM_CCMR2_OC3CE

#define TIM_CCMR2_OC3CE   TIM_CCMR2_OC3CE_Msk

Output Compare 3 Clear Enable

◆ TIM_CCMR2_OC3CE_Msk

#define TIM_CCMR2_OC3CE_Msk   (0x1UL << TIM_CCMR2_OC3CE_Pos)

0x00000080

◆ TIM_CCMR2_OC3FE

#define TIM_CCMR2_OC3FE   TIM_CCMR2_OC3FE_Msk

Output Compare 3 Fast enable

◆ TIM_CCMR2_OC3FE_Msk

#define TIM_CCMR2_OC3FE_Msk   (0x1UL << TIM_CCMR2_OC3FE_Pos)

0x00000004

◆ TIM_CCMR2_OC3M

#define TIM_CCMR2_OC3M   TIM_CCMR2_OC3M_Msk

OC3M[2:0] bits (Output Compare 3 Mode)

◆ TIM_CCMR2_OC3M_0

#define TIM_CCMR2_OC3M_0   (0x0001UL << TIM_CCMR2_OC3M_Pos)

0x00000010

◆ TIM_CCMR2_OC3M_1

#define TIM_CCMR2_OC3M_1   (0x0002UL << TIM_CCMR2_OC3M_Pos)

0x00000020

◆ TIM_CCMR2_OC3M_2

#define TIM_CCMR2_OC3M_2   (0x0004UL << TIM_CCMR2_OC3M_Pos)

0x00000040

◆ TIM_CCMR2_OC3M_3

#define TIM_CCMR2_OC3M_3   (0x1000UL << TIM_CCMR2_OC3M_Pos)

0x00010000

◆ TIM_CCMR2_OC3M_Msk

#define TIM_CCMR2_OC3M_Msk   (0x1007UL << TIM_CCMR2_OC3M_Pos)

0x00010070

◆ TIM_CCMR2_OC3PE

#define TIM_CCMR2_OC3PE   TIM_CCMR2_OC3PE_Msk

Output Compare 3 Preload enable

◆ TIM_CCMR2_OC3PE_Msk

#define TIM_CCMR2_OC3PE_Msk   (0x1UL << TIM_CCMR2_OC3PE_Pos)

0x00000008

◆ TIM_CCMR2_OC4CE

#define TIM_CCMR2_OC4CE   TIM_CCMR2_OC4CE_Msk

Output Compare 4 Clear Enable

◆ TIM_CCMR2_OC4CE_Msk

#define TIM_CCMR2_OC4CE_Msk   (0x1UL << TIM_CCMR2_OC4CE_Pos)

0x00008000

◆ TIM_CCMR2_OC4FE

#define TIM_CCMR2_OC4FE   TIM_CCMR2_OC4FE_Msk

Output Compare 4 Fast enable

◆ TIM_CCMR2_OC4FE_Msk

#define TIM_CCMR2_OC4FE_Msk   (0x1UL << TIM_CCMR2_OC4FE_Pos)

0x00000400

◆ TIM_CCMR2_OC4M

#define TIM_CCMR2_OC4M   TIM_CCMR2_OC4M_Msk

OC4M[2:0] bits (Output Compare 4 Mode)

◆ TIM_CCMR2_OC4M_0

#define TIM_CCMR2_OC4M_0   (0x0001UL << TIM_CCMR2_OC4M_Pos)

0x00001000

◆ TIM_CCMR2_OC4M_1

#define TIM_CCMR2_OC4M_1   (0x0002UL << TIM_CCMR2_OC4M_Pos)

0x00002000

◆ TIM_CCMR2_OC4M_2

#define TIM_CCMR2_OC4M_2   (0x0004UL << TIM_CCMR2_OC4M_Pos)

0x00004000

◆ TIM_CCMR2_OC4M_3

#define TIM_CCMR2_OC4M_3   (0x1000UL << TIM_CCMR2_OC4M_Pos)

0x01000000

◆ TIM_CCMR2_OC4M_Msk

#define TIM_CCMR2_OC4M_Msk   (0x1007UL << TIM_CCMR2_OC4M_Pos)

0x01007000

◆ TIM_CCMR2_OC4PE

#define TIM_CCMR2_OC4PE   TIM_CCMR2_OC4PE_Msk

Output Compare 4 Preload enable

◆ TIM_CCMR2_OC4PE_Msk

#define TIM_CCMR2_OC4PE_Msk   (0x1UL << TIM_CCMR2_OC4PE_Pos)

0x00000800

◆ TIM_CCMR3_OC5CE

#define TIM_CCMR3_OC5CE   TIM_CCMR3_OC5CE_Msk

Output Compare 5 Clear Enable

◆ TIM_CCMR3_OC5CE_Msk

#define TIM_CCMR3_OC5CE_Msk   (0x1UL << TIM_CCMR3_OC5CE_Pos)

0x00000080

◆ TIM_CCMR3_OC5FE

#define TIM_CCMR3_OC5FE   TIM_CCMR3_OC5FE_Msk

Output Compare 5 Fast enable

◆ TIM_CCMR3_OC5FE_Msk

#define TIM_CCMR3_OC5FE_Msk   (0x1UL << TIM_CCMR3_OC5FE_Pos)

0x00000004

◆ TIM_CCMR3_OC5M

#define TIM_CCMR3_OC5M   TIM_CCMR3_OC5M_Msk

OC5M[2:0] bits (Output Compare 5 Mode)

◆ TIM_CCMR3_OC5M_0

#define TIM_CCMR3_OC5M_0   (0x0001UL << TIM_CCMR3_OC5M_Pos)

0x00000010

◆ TIM_CCMR3_OC5M_1

#define TIM_CCMR3_OC5M_1   (0x0002UL << TIM_CCMR3_OC5M_Pos)

0x00000020

◆ TIM_CCMR3_OC5M_2

#define TIM_CCMR3_OC5M_2   (0x0004UL << TIM_CCMR3_OC5M_Pos)

0x00000040

◆ TIM_CCMR3_OC5M_3

#define TIM_CCMR3_OC5M_3   (0x1000UL << TIM_CCMR3_OC5M_Pos)

0x00010000

◆ TIM_CCMR3_OC5M_Msk

#define TIM_CCMR3_OC5M_Msk   (0x1007UL << TIM_CCMR3_OC5M_Pos)

0x00010070

◆ TIM_CCMR3_OC5PE

#define TIM_CCMR3_OC5PE   TIM_CCMR3_OC5PE_Msk

Output Compare 5 Preload enable

◆ TIM_CCMR3_OC5PE_Msk

#define TIM_CCMR3_OC5PE_Msk   (0x1UL << TIM_CCMR3_OC5PE_Pos)

0x00000008

◆ TIM_CCMR3_OC6CE

#define TIM_CCMR3_OC6CE   TIM_CCMR3_OC6CE_Msk

Output Compare 4 Clear Enable

◆ TIM_CCMR3_OC6CE_Msk

#define TIM_CCMR3_OC6CE_Msk   (0x1UL << TIM_CCMR3_OC6CE_Pos)

0x00008000

◆ TIM_CCMR3_OC6FE

#define TIM_CCMR3_OC6FE   TIM_CCMR3_OC6FE_Msk

Output Compare 4 Fast enable

◆ TIM_CCMR3_OC6FE_Msk

#define TIM_CCMR3_OC6FE_Msk   (0x1UL << TIM_CCMR3_OC6FE_Pos)

0x00000400

◆ TIM_CCMR3_OC6M

#define TIM_CCMR3_OC6M   TIM_CCMR3_OC6M_Msk

OC4M[2:0] bits (Output Compare 4 Mode)

◆ TIM_CCMR3_OC6M_0

#define TIM_CCMR3_OC6M_0   (0x0001UL << TIM_CCMR3_OC6M_Pos)

0x00001000

◆ TIM_CCMR3_OC6M_1

#define TIM_CCMR3_OC6M_1   (0x0002UL << TIM_CCMR3_OC6M_Pos)

0x00002000

◆ TIM_CCMR3_OC6M_2

#define TIM_CCMR3_OC6M_2   (0x0004UL << TIM_CCMR3_OC6M_Pos)

0x00004000

◆ TIM_CCMR3_OC6M_3

#define TIM_CCMR3_OC6M_3   (0x1000UL << TIM_CCMR3_OC6M_Pos)

0x01000000

◆ TIM_CCMR3_OC6M_Msk

#define TIM_CCMR3_OC6M_Msk   (0x1007UL << TIM_CCMR3_OC6M_Pos)

0x01007000

◆ TIM_CCMR3_OC6PE

#define TIM_CCMR3_OC6PE   TIM_CCMR3_OC6PE_Msk

Output Compare 4 Preload enable

◆ TIM_CCMR3_OC6PE_Msk

#define TIM_CCMR3_OC6PE_Msk   (0x1UL << TIM_CCMR3_OC6PE_Pos)

0x00000800

◆ TIM_CCR1_CCR1

#define TIM_CCR1_CCR1   TIM_CCR1_CCR1_Msk

Capture/Compare 1 Value

◆ TIM_CCR1_CCR1_Msk

#define TIM_CCR1_CCR1_Msk   (0xFFFFUL << TIM_CCR1_CCR1_Pos)

0x0000FFFF

◆ TIM_CCR2_CCR2

#define TIM_CCR2_CCR2   TIM_CCR2_CCR2_Msk

Capture/Compare 2 Value

◆ TIM_CCR2_CCR2_Msk

#define TIM_CCR2_CCR2_Msk   (0xFFFFUL << TIM_CCR2_CCR2_Pos)

0x0000FFFF

◆ TIM_CCR3_CCR3

#define TIM_CCR3_CCR3   TIM_CCR3_CCR3_Msk

Capture/Compare 3 Value

◆ TIM_CCR3_CCR3_Msk

#define TIM_CCR3_CCR3_Msk   (0xFFFFUL << TIM_CCR3_CCR3_Pos)

0x0000FFFF

◆ TIM_CCR4_CCR4

#define TIM_CCR4_CCR4   TIM_CCR4_CCR4_Msk

Capture/Compare 4 Value

◆ TIM_CCR4_CCR4_Msk

#define TIM_CCR4_CCR4_Msk   (0xFFFFUL << TIM_CCR4_CCR4_Pos)

0x0000FFFF

◆ TIM_CCR5_CCR5

#define TIM_CCR5_CCR5   TIM_CCR5_CCR5_Msk

Capture/Compare 5 Value

◆ TIM_CCR5_CCR5_Msk

#define TIM_CCR5_CCR5_Msk   (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)

0xFFFFFFFF

◆ TIM_CCR5_GC5C1

#define TIM_CCR5_GC5C1   TIM_CCR5_GC5C1_Msk

Group Channel 5 and Channel 1

◆ TIM_CCR5_GC5C1_Msk

#define TIM_CCR5_GC5C1_Msk   (0x1UL << TIM_CCR5_GC5C1_Pos)

0x20000000

◆ TIM_CCR5_GC5C2

#define TIM_CCR5_GC5C2   TIM_CCR5_GC5C2_Msk

Group Channel 5 and Channel 2

◆ TIM_CCR5_GC5C2_Msk

#define TIM_CCR5_GC5C2_Msk   (0x1UL << TIM_CCR5_GC5C2_Pos)

0x40000000

◆ TIM_CCR5_GC5C3

#define TIM_CCR5_GC5C3   TIM_CCR5_GC5C3_Msk

Group Channel 5 and Channel 3

◆ TIM_CCR5_GC5C3_Msk

#define TIM_CCR5_GC5C3_Msk   (0x1UL << TIM_CCR5_GC5C3_Pos)

0x80000000

◆ TIM_CCR6_CCR6

#define TIM_CCR6_CCR6   ((uint16_t)0xFFFFU)

Capture/Compare 6 Value

◆ TIM_CNT_CNT

#define TIM_CNT_CNT   TIM_CNT_CNT_Msk

Counter Value

◆ TIM_CNT_CNT_Msk

#define TIM_CNT_CNT_Msk   (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)

0xFFFFFFFF

◆ TIM_CNT_UIFCPY

#define TIM_CNT_UIFCPY   TIM_CNT_UIFCPY_Msk

Update interrupt flag copy (if UIFREMAP=1)

◆ TIM_CNT_UIFCPY_Msk

#define TIM_CNT_UIFCPY_Msk   (0x1UL << TIM_CNT_UIFCPY_Pos)

0x80000000

◆ TIM_CR1_ARPE

#define TIM_CR1_ARPE   TIM_CR1_ARPE_Msk

Auto-reload preload enable

◆ TIM_CR1_ARPE_Msk

#define TIM_CR1_ARPE_Msk   (0x1UL << TIM_CR1_ARPE_Pos)

0x00000080

◆ TIM_CR1_CEN

#define TIM_CR1_CEN   TIM_CR1_CEN_Msk

Counter enable

◆ TIM_CR1_CEN_Msk

#define TIM_CR1_CEN_Msk   (0x1UL << TIM_CR1_CEN_Pos)

0x00000001

◆ TIM_CR1_CKD

#define TIM_CR1_CKD   TIM_CR1_CKD_Msk

CKD[1:0] bits (clock division)

◆ TIM_CR1_CKD_0

#define TIM_CR1_CKD_0   (0x1UL << TIM_CR1_CKD_Pos)

0x0100

◆ TIM_CR1_CKD_1

#define TIM_CR1_CKD_1   (0x2UL << TIM_CR1_CKD_Pos)

0x0200

◆ TIM_CR1_CKD_Msk

#define TIM_CR1_CKD_Msk   (0x3UL << TIM_CR1_CKD_Pos)

0x00000300

◆ TIM_CR1_CMS

#define TIM_CR1_CMS   TIM_CR1_CMS_Msk

CMS[1:0] bits (Center-aligned mode selection)

◆ TIM_CR1_CMS_0

#define TIM_CR1_CMS_0   (0x1UL << TIM_CR1_CMS_Pos)

0x0020

◆ TIM_CR1_CMS_1

#define TIM_CR1_CMS_1   (0x2UL << TIM_CR1_CMS_Pos)

0x0040

◆ TIM_CR1_CMS_Msk

#define TIM_CR1_CMS_Msk   (0x3UL << TIM_CR1_CMS_Pos)

0x00000060

◆ TIM_CR1_DIR

#define TIM_CR1_DIR   TIM_CR1_DIR_Msk

Direction

◆ TIM_CR1_DIR_Msk

#define TIM_CR1_DIR_Msk   (0x1UL << TIM_CR1_DIR_Pos)

0x00000010

◆ TIM_CR1_OPM

#define TIM_CR1_OPM   TIM_CR1_OPM_Msk

One pulse mode

◆ TIM_CR1_OPM_Msk

#define TIM_CR1_OPM_Msk   (0x1UL << TIM_CR1_OPM_Pos)

0x00000008

◆ TIM_CR1_UDIS

#define TIM_CR1_UDIS   TIM_CR1_UDIS_Msk

Update disable

◆ TIM_CR1_UDIS_Msk

#define TIM_CR1_UDIS_Msk   (0x1UL << TIM_CR1_UDIS_Pos)

0x00000002

◆ TIM_CR1_UIFREMAP

#define TIM_CR1_UIFREMAP   TIM_CR1_UIFREMAP_Msk

UIF status bit

◆ TIM_CR1_UIFREMAP_Msk

#define TIM_CR1_UIFREMAP_Msk   (0x1UL << TIM_CR1_UIFREMAP_Pos)

0x00000800

◆ TIM_CR1_URS

#define TIM_CR1_URS   TIM_CR1_URS_Msk

Update request source

◆ TIM_CR1_URS_Msk

#define TIM_CR1_URS_Msk   (0x1UL << TIM_CR1_URS_Pos)

0x00000004

◆ TIM_CR2_CCDS

#define TIM_CR2_CCDS   TIM_CR2_CCDS_Msk

Capture/Compare DMA Selection

◆ TIM_CR2_CCDS_Msk

#define TIM_CR2_CCDS_Msk   (0x1UL << TIM_CR2_CCDS_Pos)

0x00000008

◆ TIM_CR2_CCPC

#define TIM_CR2_CCPC   TIM_CR2_CCPC_Msk

Capture/Compare Preloaded Control

◆ TIM_CR2_CCPC_Msk

#define TIM_CR2_CCPC_Msk   (0x1UL << TIM_CR2_CCPC_Pos)

0x00000001

◆ TIM_CR2_CCUS

#define TIM_CR2_CCUS   TIM_CR2_CCUS_Msk

Capture/Compare Control Update Selection

◆ TIM_CR2_CCUS_Msk

#define TIM_CR2_CCUS_Msk   (0x1UL << TIM_CR2_CCUS_Pos)

0x00000004

◆ TIM_CR2_MMS

#define TIM_CR2_MMS   TIM_CR2_MMS_Msk

MMS[2:0] bits (Master Mode Selection)

◆ TIM_CR2_MMS2

#define TIM_CR2_MMS2   TIM_CR2_MMS2_Msk

MMS[2:0] bits (Master Mode Selection)

◆ TIM_CR2_MMS2_0

#define TIM_CR2_MMS2_0   (0x1UL << TIM_CR2_MMS2_Pos)

0x00100000

◆ TIM_CR2_MMS2_1

#define TIM_CR2_MMS2_1   (0x2UL << TIM_CR2_MMS2_Pos)

0x00200000

◆ TIM_CR2_MMS2_2

#define TIM_CR2_MMS2_2   (0x4UL << TIM_CR2_MMS2_Pos)

0x00400000

◆ TIM_CR2_MMS2_3

#define TIM_CR2_MMS2_3   (0x8UL << TIM_CR2_MMS2_Pos)

0x00800000

◆ TIM_CR2_MMS2_Msk

#define TIM_CR2_MMS2_Msk   (0xFUL << TIM_CR2_MMS2_Pos)

0x00F00000

◆ TIM_CR2_MMS_0

#define TIM_CR2_MMS_0   (0x1UL << TIM_CR2_MMS_Pos)

0x0010

◆ TIM_CR2_MMS_1

#define TIM_CR2_MMS_1   (0x2UL << TIM_CR2_MMS_Pos)

0x0020

◆ TIM_CR2_MMS_2

#define TIM_CR2_MMS_2   (0x4UL << TIM_CR2_MMS_Pos)

0x0040

◆ TIM_CR2_MMS_Msk

#define TIM_CR2_MMS_Msk   (0x7UL << TIM_CR2_MMS_Pos)

0x00000070

◆ TIM_CR2_OIS1

#define TIM_CR2_OIS1   TIM_CR2_OIS1_Msk

Output Idle state 1 (OC1 output)

◆ TIM_CR2_OIS1_Msk

#define TIM_CR2_OIS1_Msk   (0x1UL << TIM_CR2_OIS1_Pos)

0x00000100

◆ TIM_CR2_OIS1N

#define TIM_CR2_OIS1N   TIM_CR2_OIS1N_Msk

Output Idle state 1 (OC1N output)

◆ TIM_CR2_OIS1N_Msk

#define TIM_CR2_OIS1N_Msk   (0x1UL << TIM_CR2_OIS1N_Pos)

0x00000200

◆ TIM_CR2_OIS2

#define TIM_CR2_OIS2   TIM_CR2_OIS2_Msk

Output Idle state 2 (OC2 output)

◆ TIM_CR2_OIS2_Msk

#define TIM_CR2_OIS2_Msk   (0x1UL << TIM_CR2_OIS2_Pos)

0x00000400

◆ TIM_CR2_OIS2N

#define TIM_CR2_OIS2N   TIM_CR2_OIS2N_Msk

Output Idle state 2 (OC2N output)

◆ TIM_CR2_OIS2N_Msk

#define TIM_CR2_OIS2N_Msk   (0x1UL << TIM_CR2_OIS2N_Pos)

0x00000800

◆ TIM_CR2_OIS3

#define TIM_CR2_OIS3   TIM_CR2_OIS3_Msk

Output Idle state 3 (OC3 output)

◆ TIM_CR2_OIS3_Msk

#define TIM_CR2_OIS3_Msk   (0x1UL << TIM_CR2_OIS3_Pos)

0x00001000

◆ TIM_CR2_OIS3N

#define TIM_CR2_OIS3N   TIM_CR2_OIS3N_Msk

Output Idle state 3 (OC3N output)

◆ TIM_CR2_OIS3N_Msk

#define TIM_CR2_OIS3N_Msk   (0x1UL << TIM_CR2_OIS3N_Pos)

0x00002000

◆ TIM_CR2_OIS4

#define TIM_CR2_OIS4   TIM_CR2_OIS4_Msk

Output Idle state 4 (OC4 output)

◆ TIM_CR2_OIS4_Msk

#define TIM_CR2_OIS4_Msk   (0x1UL << TIM_CR2_OIS4_Pos)

0x00004000

◆ TIM_CR2_OIS5

#define TIM_CR2_OIS5   TIM_CR2_OIS5_Msk

Output Idle state 4 (OC4 output)

◆ TIM_CR2_OIS5_Msk

#define TIM_CR2_OIS5_Msk   (0x1UL << TIM_CR2_OIS5_Pos)

0x00010000

◆ TIM_CR2_OIS6

#define TIM_CR2_OIS6   TIM_CR2_OIS6_Msk

Output Idle state 4 (OC4 output)

◆ TIM_CR2_OIS6_Msk

#define TIM_CR2_OIS6_Msk   (0x1UL << TIM_CR2_OIS6_Pos)

0x00040000

◆ TIM_CR2_TI1S

#define TIM_CR2_TI1S   TIM_CR2_TI1S_Msk

TI1 Selection

◆ TIM_CR2_TI1S_Msk

#define TIM_CR2_TI1S_Msk   (0x1UL << TIM_CR2_TI1S_Pos)

0x00000080

◆ TIM_DCR_DBA

#define TIM_DCR_DBA   TIM_DCR_DBA_Msk

DBA[4:0] bits (DMA Base Address)

◆ TIM_DCR_DBA_0

#define TIM_DCR_DBA_0   (0x01UL << TIM_DCR_DBA_Pos)

0x0001

◆ TIM_DCR_DBA_1

#define TIM_DCR_DBA_1   (0x02UL << TIM_DCR_DBA_Pos)

0x0002

◆ TIM_DCR_DBA_2

#define TIM_DCR_DBA_2   (0x04UL << TIM_DCR_DBA_Pos)

0x0004

◆ TIM_DCR_DBA_3

#define TIM_DCR_DBA_3   (0x08UL << TIM_DCR_DBA_Pos)

0x0008

◆ TIM_DCR_DBA_4

#define TIM_DCR_DBA_4   (0x10UL << TIM_DCR_DBA_Pos)

0x0010

◆ TIM_DCR_DBA_Msk

#define TIM_DCR_DBA_Msk   (0x1FUL << TIM_DCR_DBA_Pos)

0x0000001F

◆ TIM_DCR_DBL

#define TIM_DCR_DBL   TIM_DCR_DBL_Msk

DBL[4:0] bits (DMA Burst Length)

◆ TIM_DCR_DBL_0

#define TIM_DCR_DBL_0   (0x01UL << TIM_DCR_DBL_Pos)

0x0100

◆ TIM_DCR_DBL_1

#define TIM_DCR_DBL_1   (0x02UL << TIM_DCR_DBL_Pos)

0x0200

◆ TIM_DCR_DBL_2

#define TIM_DCR_DBL_2   (0x04UL << TIM_DCR_DBL_Pos)

0x0400

◆ TIM_DCR_DBL_3

#define TIM_DCR_DBL_3   (0x08UL << TIM_DCR_DBL_Pos)

0x0800

◆ TIM_DCR_DBL_4

#define TIM_DCR_DBL_4   (0x10UL << TIM_DCR_DBL_Pos)

0x1000

◆ TIM_DCR_DBL_Msk

#define TIM_DCR_DBL_Msk   (0x1FUL << TIM_DCR_DBL_Pos)

0x00001F00

◆ TIM_DIER_BIE

#define TIM_DIER_BIE   TIM_DIER_BIE_Msk

Break interrupt enable

◆ TIM_DIER_BIE_Msk

#define TIM_DIER_BIE_Msk   (0x1UL << TIM_DIER_BIE_Pos)

0x00000080

◆ TIM_DIER_CC1DE

#define TIM_DIER_CC1DE   TIM_DIER_CC1DE_Msk

Capture/Compare 1 DMA request enable

◆ TIM_DIER_CC1DE_Msk

#define TIM_DIER_CC1DE_Msk   (0x1UL << TIM_DIER_CC1DE_Pos)

0x00000200

◆ TIM_DIER_CC1IE

#define TIM_DIER_CC1IE   TIM_DIER_CC1IE_Msk

Capture/Compare 1 interrupt enable

◆ TIM_DIER_CC1IE_Msk

#define TIM_DIER_CC1IE_Msk   (0x1UL << TIM_DIER_CC1IE_Pos)

0x00000002

◆ TIM_DIER_CC2DE

#define TIM_DIER_CC2DE   TIM_DIER_CC2DE_Msk

Capture/Compare 2 DMA request enable

◆ TIM_DIER_CC2DE_Msk

#define TIM_DIER_CC2DE_Msk   (0x1UL << TIM_DIER_CC2DE_Pos)

0x00000400

◆ TIM_DIER_CC2IE

#define TIM_DIER_CC2IE   TIM_DIER_CC2IE_Msk

Capture/Compare 2 interrupt enable

◆ TIM_DIER_CC2IE_Msk

#define TIM_DIER_CC2IE_Msk   (0x1UL << TIM_DIER_CC2IE_Pos)

0x00000004

◆ TIM_DIER_CC3DE

#define TIM_DIER_CC3DE   TIM_DIER_CC3DE_Msk

Capture/Compare 3 DMA request enable

◆ TIM_DIER_CC3DE_Msk

#define TIM_DIER_CC3DE_Msk   (0x1UL << TIM_DIER_CC3DE_Pos)

0x00000800

◆ TIM_DIER_CC3IE

#define TIM_DIER_CC3IE   TIM_DIER_CC3IE_Msk

Capture/Compare 3 interrupt enable

◆ TIM_DIER_CC3IE_Msk

#define TIM_DIER_CC3IE_Msk   (0x1UL << TIM_DIER_CC3IE_Pos)

0x00000008

◆ TIM_DIER_CC4DE

#define TIM_DIER_CC4DE   TIM_DIER_CC4DE_Msk

Capture/Compare 4 DMA request enable

◆ TIM_DIER_CC4DE_Msk

#define TIM_DIER_CC4DE_Msk   (0x1UL << TIM_DIER_CC4DE_Pos)

0x00001000

◆ TIM_DIER_CC4IE

#define TIM_DIER_CC4IE   TIM_DIER_CC4IE_Msk

Capture/Compare 4 interrupt enable

◆ TIM_DIER_CC4IE_Msk

#define TIM_DIER_CC4IE_Msk   (0x1UL << TIM_DIER_CC4IE_Pos)

0x00000010

◆ TIM_DIER_COMDE

#define TIM_DIER_COMDE   TIM_DIER_COMDE_Msk

COM DMA request enable

◆ TIM_DIER_COMDE_Msk

#define TIM_DIER_COMDE_Msk   (0x1UL << TIM_DIER_COMDE_Pos)

0x00002000

◆ TIM_DIER_COMIE

#define TIM_DIER_COMIE   TIM_DIER_COMIE_Msk

COM interrupt enable

◆ TIM_DIER_COMIE_Msk

#define TIM_DIER_COMIE_Msk   (0x1UL << TIM_DIER_COMIE_Pos)

0x00000020

◆ TIM_DIER_TDE

#define TIM_DIER_TDE   TIM_DIER_TDE_Msk

Trigger DMA request enable

◆ TIM_DIER_TDE_Msk

#define TIM_DIER_TDE_Msk   (0x1UL << TIM_DIER_TDE_Pos)

0x00004000

◆ TIM_DIER_TIE

#define TIM_DIER_TIE   TIM_DIER_TIE_Msk

Trigger interrupt enable

◆ TIM_DIER_TIE_Msk

#define TIM_DIER_TIE_Msk   (0x1UL << TIM_DIER_TIE_Pos)

0x00000040

◆ TIM_DIER_UDE

#define TIM_DIER_UDE   TIM_DIER_UDE_Msk

Update DMA request enable

◆ TIM_DIER_UDE_Msk

#define TIM_DIER_UDE_Msk   (0x1UL << TIM_DIER_UDE_Pos)

0x00000100

◆ TIM_DIER_UIE

#define TIM_DIER_UIE   TIM_DIER_UIE_Msk

Update interrupt enable

◆ TIM_DIER_UIE_Msk

#define TIM_DIER_UIE_Msk   (0x1UL << TIM_DIER_UIE_Pos)

0x00000001

◆ TIM_DMAR_DMAB

#define TIM_DMAR_DMAB   TIM_DMAR_DMAB_Msk

DMA register for burst accesses

◆ TIM_DMAR_DMAB_Msk

#define TIM_DMAR_DMAB_Msk   (0xFFFFUL << TIM_DMAR_DMAB_Pos)

0x0000FFFF

◆ TIM_EGR_B2G

#define TIM_EGR_B2G   TIM_EGR_B2G_Msk

Break2 Generation

◆ TIM_EGR_B2G_Msk

#define TIM_EGR_B2G_Msk   (0x1UL << TIM_EGR_B2G_Pos)

0x00000100

◆ TIM_EGR_BG

#define TIM_EGR_BG   TIM_EGR_BG_Msk

Break Generation

◆ TIM_EGR_BG_Msk

#define TIM_EGR_BG_Msk   (0x1UL << TIM_EGR_BG_Pos)

0x00000080

◆ TIM_EGR_CC1G

#define TIM_EGR_CC1G   TIM_EGR_CC1G_Msk

Capture/Compare 1 Generation

◆ TIM_EGR_CC1G_Msk

#define TIM_EGR_CC1G_Msk   (0x1UL << TIM_EGR_CC1G_Pos)

0x00000002

◆ TIM_EGR_CC2G

#define TIM_EGR_CC2G   TIM_EGR_CC2G_Msk

Capture/Compare 2 Generation

◆ TIM_EGR_CC2G_Msk

#define TIM_EGR_CC2G_Msk   (0x1UL << TIM_EGR_CC2G_Pos)

0x00000004

◆ TIM_EGR_CC3G

#define TIM_EGR_CC3G   TIM_EGR_CC3G_Msk

Capture/Compare 3 Generation

◆ TIM_EGR_CC3G_Msk

#define TIM_EGR_CC3G_Msk   (0x1UL << TIM_EGR_CC3G_Pos)

0x00000008

◆ TIM_EGR_CC4G

#define TIM_EGR_CC4G   TIM_EGR_CC4G_Msk

Capture/Compare 4 Generation

◆ TIM_EGR_CC4G_Msk

#define TIM_EGR_CC4G_Msk   (0x1UL << TIM_EGR_CC4G_Pos)

0x00000010

◆ TIM_EGR_COMG

#define TIM_EGR_COMG   TIM_EGR_COMG_Msk

Capture/Compare Control Update Generation

◆ TIM_EGR_COMG_Msk

#define TIM_EGR_COMG_Msk   (0x1UL << TIM_EGR_COMG_Pos)

0x00000020

◆ TIM_EGR_TG

#define TIM_EGR_TG   TIM_EGR_TG_Msk

Trigger Generation

◆ TIM_EGR_TG_Msk

#define TIM_EGR_TG_Msk   (0x1UL << TIM_EGR_TG_Pos)

0x00000040

◆ TIM_EGR_UG

#define TIM_EGR_UG   TIM_EGR_UG_Msk

Update Generation

◆ TIM_EGR_UG_Msk

#define TIM_EGR_UG_Msk   (0x1UL << TIM_EGR_UG_Pos)

0x00000001

◆ TIM_OR_ITR1_RMP

#define TIM_OR_ITR1_RMP   TIM_OR_ITR1_RMP_Msk

ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)

◆ TIM_OR_ITR1_RMP_0

#define TIM_OR_ITR1_RMP_0   (0x1UL << TIM_OR_ITR1_RMP_Pos)

0x0400

◆ TIM_OR_ITR1_RMP_1

#define TIM_OR_ITR1_RMP_1   (0x2UL << TIM_OR_ITR1_RMP_Pos)

0x0800

◆ TIM_OR_ITR1_RMP_Msk

#define TIM_OR_ITR1_RMP_Msk   (0x3UL << TIM_OR_ITR1_RMP_Pos)

0x00000C00

◆ TIM_OR_TI4_RMP

#define TIM_OR_TI4_RMP   TIM_OR_TI4_RMP_Msk

TI4_RMP[1:0] bits (TIM5 Input 4 remap)

◆ TIM_OR_TI4_RMP_0

#define TIM_OR_TI4_RMP_0   (0x1UL << TIM_OR_TI4_RMP_Pos)

0x0040

◆ TIM_OR_TI4_RMP_1

#define TIM_OR_TI4_RMP_1   (0x2UL << TIM_OR_TI4_RMP_Pos)

0x0080

◆ TIM_OR_TI4_RMP_Msk

#define TIM_OR_TI4_RMP_Msk   (0x3UL << TIM_OR_TI4_RMP_Pos)

0x000000C0

◆ TIM_PSC_PSC

#define TIM_PSC_PSC   TIM_PSC_PSC_Msk

Prescaler Value

◆ TIM_PSC_PSC_Msk

#define TIM_PSC_PSC_Msk   (0xFFFFUL << TIM_PSC_PSC_Pos)

0x0000FFFF

◆ TIM_RCR_REP

#define TIM_RCR_REP   TIM_RCR_REP_Msk

Repetition Counter Value

◆ TIM_RCR_REP_Msk

#define TIM_RCR_REP_Msk   (0xFFFFUL << TIM_RCR_REP_Pos)

0x0000FFFF

◆ TIM_SMCR_ECE

#define TIM_SMCR_ECE   TIM_SMCR_ECE_Msk

External clock enable

◆ TIM_SMCR_ECE_Msk

#define TIM_SMCR_ECE_Msk   (0x1UL << TIM_SMCR_ECE_Pos)

0x00004000

◆ TIM_SMCR_ETF

#define TIM_SMCR_ETF   TIM_SMCR_ETF_Msk

ETF[3:0] bits (External trigger filter)

◆ TIM_SMCR_ETF_0

#define TIM_SMCR_ETF_0   (0x1UL << TIM_SMCR_ETF_Pos)

0x0100

◆ TIM_SMCR_ETF_1

#define TIM_SMCR_ETF_1   (0x2UL << TIM_SMCR_ETF_Pos)

0x0200

◆ TIM_SMCR_ETF_2

#define TIM_SMCR_ETF_2   (0x4UL << TIM_SMCR_ETF_Pos)

0x0400

◆ TIM_SMCR_ETF_3

#define TIM_SMCR_ETF_3   (0x8UL << TIM_SMCR_ETF_Pos)

0x0800

◆ TIM_SMCR_ETF_Msk

#define TIM_SMCR_ETF_Msk   (0xFUL << TIM_SMCR_ETF_Pos)

0x00000F00

◆ TIM_SMCR_ETP

#define TIM_SMCR_ETP   TIM_SMCR_ETP_Msk

External trigger polarity

◆ TIM_SMCR_ETP_Msk

#define TIM_SMCR_ETP_Msk   (0x1UL << TIM_SMCR_ETP_Pos)

0x00008000

◆ TIM_SMCR_ETPS

#define TIM_SMCR_ETPS   TIM_SMCR_ETPS_Msk

ETPS[1:0] bits (External trigger prescaler)

◆ TIM_SMCR_ETPS_0

#define TIM_SMCR_ETPS_0   (0x1UL << TIM_SMCR_ETPS_Pos)

0x1000

◆ TIM_SMCR_ETPS_1

#define TIM_SMCR_ETPS_1   (0x2UL << TIM_SMCR_ETPS_Pos)

0x2000

◆ TIM_SMCR_ETPS_Msk

#define TIM_SMCR_ETPS_Msk   (0x3UL << TIM_SMCR_ETPS_Pos)

0x00003000

◆ TIM_SMCR_MSM

#define TIM_SMCR_MSM   TIM_SMCR_MSM_Msk

Master/slave mode

◆ TIM_SMCR_MSM_Msk

#define TIM_SMCR_MSM_Msk   (0x1UL << TIM_SMCR_MSM_Pos)

0x00000080

◆ TIM_SMCR_SMS

#define TIM_SMCR_SMS   TIM_SMCR_SMS_Msk

SMS[2:0] bits (Slave mode selection)

◆ TIM_SMCR_SMS_0

#define TIM_SMCR_SMS_0   (0x00001UL << TIM_SMCR_SMS_Pos)

0x00000001

◆ TIM_SMCR_SMS_1

#define TIM_SMCR_SMS_1   (0x00002UL << TIM_SMCR_SMS_Pos)

0x00000002

◆ TIM_SMCR_SMS_2

#define TIM_SMCR_SMS_2   (0x00004UL << TIM_SMCR_SMS_Pos)

0x00000004

◆ TIM_SMCR_SMS_3

#define TIM_SMCR_SMS_3   (0x10000UL << TIM_SMCR_SMS_Pos)

0x00010000

◆ TIM_SMCR_SMS_Msk

#define TIM_SMCR_SMS_Msk   (0x10007UL << TIM_SMCR_SMS_Pos)

0x00010007

◆ TIM_SMCR_TS

#define TIM_SMCR_TS   TIM_SMCR_TS_Msk

TS[2:0] bits (Trigger selection)

◆ TIM_SMCR_TS_0

#define TIM_SMCR_TS_0   (0x1UL << TIM_SMCR_TS_Pos)

0x0010

◆ TIM_SMCR_TS_1

#define TIM_SMCR_TS_1   (0x2UL << TIM_SMCR_TS_Pos)

0x0020

◆ TIM_SMCR_TS_2

#define TIM_SMCR_TS_2   (0x4UL << TIM_SMCR_TS_Pos)

0x0040

◆ TIM_SMCR_TS_Msk

#define TIM_SMCR_TS_Msk   (0x7UL << TIM_SMCR_TS_Pos)

0x00000070

◆ TIM_SR_B2IF

#define TIM_SR_B2IF   TIM_SR_B2IF_Msk

Break2 interrupt Flag

◆ TIM_SR_B2IF_Msk

#define TIM_SR_B2IF_Msk   (0x1UL << TIM_SR_B2IF_Pos)

0x00000100

◆ TIM_SR_BIF

#define TIM_SR_BIF   TIM_SR_BIF_Msk

Break interrupt Flag

◆ TIM_SR_BIF_Msk

#define TIM_SR_BIF_Msk   (0x1UL << TIM_SR_BIF_Pos)

0x00000080

◆ TIM_SR_CC1IF

#define TIM_SR_CC1IF   TIM_SR_CC1IF_Msk

Capture/Compare 1 interrupt Flag

◆ TIM_SR_CC1IF_Msk

#define TIM_SR_CC1IF_Msk   (0x1UL << TIM_SR_CC1IF_Pos)

0x00000002

◆ TIM_SR_CC1OF

#define TIM_SR_CC1OF   TIM_SR_CC1OF_Msk

Capture/Compare 1 Overcapture Flag

◆ TIM_SR_CC1OF_Msk

#define TIM_SR_CC1OF_Msk   (0x1UL << TIM_SR_CC1OF_Pos)

0x00000200

◆ TIM_SR_CC2IF

#define TIM_SR_CC2IF   TIM_SR_CC2IF_Msk

Capture/Compare 2 interrupt Flag

◆ TIM_SR_CC2IF_Msk

#define TIM_SR_CC2IF_Msk   (0x1UL << TIM_SR_CC2IF_Pos)

0x00000004

◆ TIM_SR_CC2OF

#define TIM_SR_CC2OF   TIM_SR_CC2OF_Msk

Capture/Compare 2 Overcapture Flag

◆ TIM_SR_CC2OF_Msk

#define TIM_SR_CC2OF_Msk   (0x1UL << TIM_SR_CC2OF_Pos)

0x00000400

◆ TIM_SR_CC3IF

#define TIM_SR_CC3IF   TIM_SR_CC3IF_Msk

Capture/Compare 3 interrupt Flag

◆ TIM_SR_CC3IF_Msk

#define TIM_SR_CC3IF_Msk   (0x1UL << TIM_SR_CC3IF_Pos)

0x00000008

◆ TIM_SR_CC3OF

#define TIM_SR_CC3OF   TIM_SR_CC3OF_Msk

Capture/Compare 3 Overcapture Flag

◆ TIM_SR_CC3OF_Msk

#define TIM_SR_CC3OF_Msk   (0x1UL << TIM_SR_CC3OF_Pos)

0x00000800

◆ TIM_SR_CC4IF

#define TIM_SR_CC4IF   TIM_SR_CC4IF_Msk

Capture/Compare 4 interrupt Flag

◆ TIM_SR_CC4IF_Msk

#define TIM_SR_CC4IF_Msk   (0x1UL << TIM_SR_CC4IF_Pos)

0x00000010

◆ TIM_SR_CC4OF

#define TIM_SR_CC4OF   TIM_SR_CC4OF_Msk

Capture/Compare 4 Overcapture Flag

◆ TIM_SR_CC4OF_Msk

#define TIM_SR_CC4OF_Msk   (0x1UL << TIM_SR_CC4OF_Pos)

0x00001000

◆ TIM_SR_CC5IF

#define TIM_SR_CC5IF   TIM_SR_CC5IF_Msk

Capture/Compare 5 interrupt Flag

◆ TIM_SR_CC5IF_Msk

#define TIM_SR_CC5IF_Msk   (0x1UL << TIM_SR_CC5IF_Pos)

0x00010000

◆ TIM_SR_CC6IF

#define TIM_SR_CC6IF   TIM_SR_CC6IF_Msk

Capture/Compare 6 interrupt Flag

◆ TIM_SR_CC6IF_Msk

#define TIM_SR_CC6IF_Msk   (0x1UL << TIM_SR_CC6IF_Pos)

0x00020000

◆ TIM_SR_COMIF

#define TIM_SR_COMIF   TIM_SR_COMIF_Msk

COM interrupt Flag

◆ TIM_SR_COMIF_Msk

#define TIM_SR_COMIF_Msk   (0x1UL << TIM_SR_COMIF_Pos)

0x00000020

◆ TIM_SR_SBIF

#define TIM_SR_SBIF   TIM_SR_SBIF_Msk

System Break interrupt Flag

◆ TIM_SR_SBIF_Msk

#define TIM_SR_SBIF_Msk   (0x1UL << TIM_SR_SBIF_Pos)

0x00002000

◆ TIM_SR_TIF

#define TIM_SR_TIF   TIM_SR_TIF_Msk

Trigger interrupt Flag

◆ TIM_SR_TIF_Msk

#define TIM_SR_TIF_Msk   (0x1UL << TIM_SR_TIF_Pos)

0x00000040

◆ TIM_SR_UIF

#define TIM_SR_UIF   TIM_SR_UIF_Msk

Update interrupt Flag

◆ TIM_SR_UIF_Msk

#define TIM_SR_UIF_Msk   (0x1UL << TIM_SR_UIF_Pos)

0x00000001

◆ USART_BRR_DIV_FRACTION

#define USART_BRR_DIV_FRACTION   USART_BRR_DIV_FRACTION_Msk

Fraction of USARTDIV

◆ USART_BRR_DIV_FRACTION_Msk

#define USART_BRR_DIV_FRACTION_Msk   (0xFUL << USART_BRR_DIV_FRACTION_Pos)

0x0000000F

◆ USART_BRR_DIV_MANTISSA

#define USART_BRR_DIV_MANTISSA   USART_BRR_DIV_MANTISSA_Msk

Mantissa of USARTDIV

◆ USART_BRR_DIV_MANTISSA_Msk

#define USART_BRR_DIV_MANTISSA_Msk   (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)

0x0000FFF0

◆ USART_CR1_CMIE

#define USART_CR1_CMIE   USART_CR1_CMIE_Msk

Character match interrupt enable

◆ USART_CR1_CMIE_Msk

#define USART_CR1_CMIE_Msk   (0x1UL << USART_CR1_CMIE_Pos)

0x00004000

◆ USART_CR1_DEAT

#define USART_CR1_DEAT   USART_CR1_DEAT_Msk

DEAT[4:0] bits (Driver Enable Assertion Time)

◆ USART_CR1_DEAT_0

#define USART_CR1_DEAT_0   (0x01UL << USART_CR1_DEAT_Pos)

0x00200000

◆ USART_CR1_DEAT_1

#define USART_CR1_DEAT_1   (0x02UL << USART_CR1_DEAT_Pos)

0x00400000

◆ USART_CR1_DEAT_2

#define USART_CR1_DEAT_2   (0x04UL << USART_CR1_DEAT_Pos)

0x00800000

◆ USART_CR1_DEAT_3

#define USART_CR1_DEAT_3   (0x08UL << USART_CR1_DEAT_Pos)

0x01000000

◆ USART_CR1_DEAT_4

#define USART_CR1_DEAT_4   (0x10UL << USART_CR1_DEAT_Pos)

0x02000000

◆ USART_CR1_DEAT_Msk

#define USART_CR1_DEAT_Msk   (0x1FUL << USART_CR1_DEAT_Pos)

0x03E00000

◆ USART_CR1_DEDT

#define USART_CR1_DEDT   USART_CR1_DEDT_Msk

DEDT[4:0] bits (Driver Enable Deassertion Time)

◆ USART_CR1_DEDT_0

#define USART_CR1_DEDT_0   (0x01UL << USART_CR1_DEDT_Pos)

0x00010000

◆ USART_CR1_DEDT_1

#define USART_CR1_DEDT_1   (0x02UL << USART_CR1_DEDT_Pos)

0x00020000

◆ USART_CR1_DEDT_2

#define USART_CR1_DEDT_2   (0x04UL << USART_CR1_DEDT_Pos)

0x00040000

◆ USART_CR1_DEDT_3

#define USART_CR1_DEDT_3   (0x08UL << USART_CR1_DEDT_Pos)

0x00080000

◆ USART_CR1_DEDT_4

#define USART_CR1_DEDT_4   (0x10UL << USART_CR1_DEDT_Pos)

0x00100000

◆ USART_CR1_DEDT_Msk

#define USART_CR1_DEDT_Msk   (0x1FUL << USART_CR1_DEDT_Pos)

0x001F0000

◆ USART_CR1_EOBIE

#define USART_CR1_EOBIE   USART_CR1_EOBIE_Msk

End of Block interrupt enable

◆ USART_CR1_EOBIE_Msk

#define USART_CR1_EOBIE_Msk   (0x1UL << USART_CR1_EOBIE_Pos)

0x08000000

◆ USART_CR1_IDLEIE

#define USART_CR1_IDLEIE   USART_CR1_IDLEIE_Msk

IDLE Interrupt Enable

◆ USART_CR1_IDLEIE_Msk

#define USART_CR1_IDLEIE_Msk   (0x1UL << USART_CR1_IDLEIE_Pos)

0x00000010

◆ USART_CR1_M

#define USART_CR1_M   USART_CR1_M_Msk

Word length

◆ USART_CR1_M0

#define USART_CR1_M0   (0x00001UL << USART_CR1_M_Pos)

0x00001000

◆ USART_CR1_M1

#define USART_CR1_M1   0x10000000U

Word length - Bit 1

◆ USART_CR1_M_0

#define USART_CR1_M_0   USART_CR1_M0

Word length - Bit 0

◆ USART_CR1_M_1

#define USART_CR1_M_1   USART_CR1_M1

Word length - Bit 1

◆ USART_CR1_M_Msk

#define USART_CR1_M_Msk   (0x10001UL << USART_CR1_M_Pos)

0x10001000

◆ USART_CR1_MME

#define USART_CR1_MME   USART_CR1_MME_Msk

Mute Mode Enable

◆ USART_CR1_MME_Msk

#define USART_CR1_MME_Msk   (0x1UL << USART_CR1_MME_Pos)

0x00002000

◆ USART_CR1_OVER8

#define USART_CR1_OVER8   USART_CR1_OVER8_Msk

Oversampling by 8-bit or 16-bit mode

◆ USART_CR1_OVER8_Msk

#define USART_CR1_OVER8_Msk   (0x1UL << USART_CR1_OVER8_Pos)

0x00008000

◆ USART_CR1_PCE

#define USART_CR1_PCE   USART_CR1_PCE_Msk

Parity Control Enable

◆ USART_CR1_PCE_Msk

#define USART_CR1_PCE_Msk   (0x1UL << USART_CR1_PCE_Pos)

0x00000400

◆ USART_CR1_PEIE

#define USART_CR1_PEIE   USART_CR1_PEIE_Msk

PE Interrupt Enable

◆ USART_CR1_PEIE_Msk

#define USART_CR1_PEIE_Msk   (0x1UL << USART_CR1_PEIE_Pos)

0x00000100

◆ USART_CR1_PS

#define USART_CR1_PS   USART_CR1_PS_Msk

Parity Selection

◆ USART_CR1_PS_Msk

#define USART_CR1_PS_Msk   (0x1UL << USART_CR1_PS_Pos)

0x00000200

◆ USART_CR1_RE

#define USART_CR1_RE   USART_CR1_RE_Msk

Receiver Enable

◆ USART_CR1_RE_Msk

#define USART_CR1_RE_Msk   (0x1UL << USART_CR1_RE_Pos)

0x00000004

◆ USART_CR1_RTOIE

#define USART_CR1_RTOIE   USART_CR1_RTOIE_Msk

Receive Time Out interrupt enable

◆ USART_CR1_RTOIE_Msk

#define USART_CR1_RTOIE_Msk   (0x1UL << USART_CR1_RTOIE_Pos)

0x04000000

◆ USART_CR1_RXNEIE

#define USART_CR1_RXNEIE   USART_CR1_RXNEIE_Msk

RXNE Interrupt Enable

◆ USART_CR1_RXNEIE_Msk

#define USART_CR1_RXNEIE_Msk   (0x1UL << USART_CR1_RXNEIE_Pos)

0x00000020

◆ USART_CR1_TCIE

#define USART_CR1_TCIE   USART_CR1_TCIE_Msk

Transmission Complete Interrupt Enable

◆ USART_CR1_TCIE_Msk

#define USART_CR1_TCIE_Msk   (0x1UL << USART_CR1_TCIE_Pos)

0x00000040

◆ USART_CR1_TE

#define USART_CR1_TE   USART_CR1_TE_Msk

Transmitter Enable

◆ USART_CR1_TE_Msk

#define USART_CR1_TE_Msk   (0x1UL << USART_CR1_TE_Pos)

0x00000008

◆ USART_CR1_TXEIE

#define USART_CR1_TXEIE   USART_CR1_TXEIE_Msk

TXE Interrupt Enable

◆ USART_CR1_TXEIE_Msk

#define USART_CR1_TXEIE_Msk   (0x1UL << USART_CR1_TXEIE_Pos)

0x00000080

◆ USART_CR1_UE

#define USART_CR1_UE   USART_CR1_UE_Msk

USART Enable

◆ USART_CR1_UE_Msk

#define USART_CR1_UE_Msk   (0x1UL << USART_CR1_UE_Pos)

0x00000001

◆ USART_CR1_UESM

#define USART_CR1_UESM   USART_CR1_UESM_Msk

USART Enable In Stop Mode

◆ USART_CR1_UESM_Msk

#define USART_CR1_UESM_Msk   (0x1UL << USART_CR1_UESM_Pos)

0x00000002

◆ USART_CR1_WAKE

#define USART_CR1_WAKE   USART_CR1_WAKE_Msk

Receiver Wakeup method

◆ USART_CR1_WAKE_Msk

#define USART_CR1_WAKE_Msk   (0x1UL << USART_CR1_WAKE_Pos)

0x00000800

◆ USART_CR2_ABREN

#define USART_CR2_ABREN   USART_CR2_ABREN_Msk

Auto Baud-Rate Enable

◆ USART_CR2_ABREN_Msk

#define USART_CR2_ABREN_Msk   (0x1UL << USART_CR2_ABREN_Pos)

0x00100000

◆ USART_CR2_ABRMODE

#define USART_CR2_ABRMODE   USART_CR2_ABRMODE_Msk

ABRMOD[1:0] bits (Auto Baud-Rate Mode)

◆ USART_CR2_ABRMODE_0

#define USART_CR2_ABRMODE_0   (0x1UL << USART_CR2_ABRMODE_Pos)

0x00200000

◆ USART_CR2_ABRMODE_1

#define USART_CR2_ABRMODE_1   (0x2UL << USART_CR2_ABRMODE_Pos)

0x00400000

◆ USART_CR2_ABRMODE_Msk

#define USART_CR2_ABRMODE_Msk   (0x3UL << USART_CR2_ABRMODE_Pos)

0x00600000

◆ USART_CR2_ADD

#define USART_CR2_ADD   USART_CR2_ADD_Msk

Address of the USART node

◆ USART_CR2_ADD_Msk

#define USART_CR2_ADD_Msk   (0xFFUL << USART_CR2_ADD_Pos)

0xFF000000

◆ USART_CR2_ADDM7

#define USART_CR2_ADDM7   USART_CR2_ADDM7_Msk

7-bit or 4-bit Address Detection

◆ USART_CR2_ADDM7_Msk

#define USART_CR2_ADDM7_Msk   (0x1UL << USART_CR2_ADDM7_Pos)

0x00000010

◆ USART_CR2_CLKEN

#define USART_CR2_CLKEN   USART_CR2_CLKEN_Msk

Clock Enable

◆ USART_CR2_CLKEN_Msk

#define USART_CR2_CLKEN_Msk   (0x1UL << USART_CR2_CLKEN_Pos)

0x00000800

◆ USART_CR2_CPHA

#define USART_CR2_CPHA   USART_CR2_CPHA_Msk

Clock Phase

◆ USART_CR2_CPHA_Msk

#define USART_CR2_CPHA_Msk   (0x1UL << USART_CR2_CPHA_Pos)

0x00000200

◆ USART_CR2_CPOL

#define USART_CR2_CPOL   USART_CR2_CPOL_Msk

Clock Polarity

◆ USART_CR2_CPOL_Msk

#define USART_CR2_CPOL_Msk   (0x1UL << USART_CR2_CPOL_Pos)

0x00000400

◆ USART_CR2_DATAINV

#define USART_CR2_DATAINV   USART_CR2_DATAINV_Msk

Binary data inversion

◆ USART_CR2_DATAINV_Msk

#define USART_CR2_DATAINV_Msk   (0x1UL << USART_CR2_DATAINV_Pos)

0x00040000

◆ USART_CR2_LBCL

#define USART_CR2_LBCL   USART_CR2_LBCL_Msk

Last Bit Clock pulse

◆ USART_CR2_LBCL_Msk

#define USART_CR2_LBCL_Msk   (0x1UL << USART_CR2_LBCL_Pos)

0x00000100

◆ USART_CR2_LBDIE

#define USART_CR2_LBDIE   USART_CR2_LBDIE_Msk

LIN Break Detection Interrupt Enable

◆ USART_CR2_LBDIE_Msk

#define USART_CR2_LBDIE_Msk   (0x1UL << USART_CR2_LBDIE_Pos)

0x00000040

◆ USART_CR2_LBDL

#define USART_CR2_LBDL   USART_CR2_LBDL_Msk

LIN Break Detection Length

◆ USART_CR2_LBDL_Msk

#define USART_CR2_LBDL_Msk   (0x1UL << USART_CR2_LBDL_Pos)

0x00000020

◆ USART_CR2_LINEN

#define USART_CR2_LINEN   USART_CR2_LINEN_Msk

LIN mode enable

◆ USART_CR2_LINEN_Msk

#define USART_CR2_LINEN_Msk   (0x1UL << USART_CR2_LINEN_Pos)

0x00004000

◆ USART_CR2_MSBFIRST

#define USART_CR2_MSBFIRST   USART_CR2_MSBFIRST_Msk

Most Significant Bit First

◆ USART_CR2_MSBFIRST_Msk

#define USART_CR2_MSBFIRST_Msk   (0x1UL << USART_CR2_MSBFIRST_Pos)

0x00080000

◆ USART_CR2_RTOEN

#define USART_CR2_RTOEN   USART_CR2_RTOEN_Msk

Receiver Time-Out enable

◆ USART_CR2_RTOEN_Msk

#define USART_CR2_RTOEN_Msk   (0x1UL << USART_CR2_RTOEN_Pos)

0x00800000

◆ USART_CR2_RXINV

#define USART_CR2_RXINV   USART_CR2_RXINV_Msk

RX pin active level inversion

◆ USART_CR2_RXINV_Msk

#define USART_CR2_RXINV_Msk   (0x1UL << USART_CR2_RXINV_Pos)

0x00010000

◆ USART_CR2_STOP

#define USART_CR2_STOP   USART_CR2_STOP_Msk

STOP[1:0] bits (STOP bits)

◆ USART_CR2_STOP_0

#define USART_CR2_STOP_0   (0x1UL << USART_CR2_STOP_Pos)

0x00001000

◆ USART_CR2_STOP_1

#define USART_CR2_STOP_1   (0x2UL << USART_CR2_STOP_Pos)

0x00002000

◆ USART_CR2_STOP_Msk

#define USART_CR2_STOP_Msk   (0x3UL << USART_CR2_STOP_Pos)

0x00003000

◆ USART_CR2_SWAP

#define USART_CR2_SWAP   USART_CR2_SWAP_Msk

SWAP TX/RX pins

◆ USART_CR2_SWAP_Msk

#define USART_CR2_SWAP_Msk   (0x1UL << USART_CR2_SWAP_Pos)

0x00008000

◆ USART_CR2_TXINV

#define USART_CR2_TXINV   USART_CR2_TXINV_Msk

TX pin active level inversion

◆ USART_CR2_TXINV_Msk

#define USART_CR2_TXINV_Msk   (0x1UL << USART_CR2_TXINV_Pos)

0x00020000

◆ USART_CR3_CTSE

#define USART_CR3_CTSE   USART_CR3_CTSE_Msk

CTS Enable

◆ USART_CR3_CTSE_Msk

#define USART_CR3_CTSE_Msk   (0x1UL << USART_CR3_CTSE_Pos)

0x00000200

◆ USART_CR3_CTSIE

#define USART_CR3_CTSIE   USART_CR3_CTSIE_Msk

CTS Interrupt Enable

◆ USART_CR3_CTSIE_Msk

#define USART_CR3_CTSIE_Msk   (0x1UL << USART_CR3_CTSIE_Pos)

0x00000400

◆ USART_CR3_DDRE

#define USART_CR3_DDRE   USART_CR3_DDRE_Msk

DMA Disable on Reception Error

◆ USART_CR3_DDRE_Msk

#define USART_CR3_DDRE_Msk   (0x1UL << USART_CR3_DDRE_Pos)

0x00002000

◆ USART_CR3_DEM

#define USART_CR3_DEM   USART_CR3_DEM_Msk

Driver Enable Mode

◆ USART_CR3_DEM_Msk

#define USART_CR3_DEM_Msk   (0x1UL << USART_CR3_DEM_Pos)

0x00004000

◆ USART_CR3_DEP

#define USART_CR3_DEP   USART_CR3_DEP_Msk

Driver Enable Polarity Selection

◆ USART_CR3_DEP_Msk

#define USART_CR3_DEP_Msk   (0x1UL << USART_CR3_DEP_Pos)

0x00008000

◆ USART_CR3_DMAR

#define USART_CR3_DMAR   USART_CR3_DMAR_Msk

DMA Enable Receiver

◆ USART_CR3_DMAR_Msk

#define USART_CR3_DMAR_Msk   (0x1UL << USART_CR3_DMAR_Pos)

0x00000040

◆ USART_CR3_DMAT

#define USART_CR3_DMAT   USART_CR3_DMAT_Msk

DMA Enable Transmitter

◆ USART_CR3_DMAT_Msk

#define USART_CR3_DMAT_Msk   (0x1UL << USART_CR3_DMAT_Pos)

0x00000080

◆ USART_CR3_EIE

#define USART_CR3_EIE   USART_CR3_EIE_Msk

Error Interrupt Enable

◆ USART_CR3_EIE_Msk

#define USART_CR3_EIE_Msk   (0x1UL << USART_CR3_EIE_Pos)

0x00000001

◆ USART_CR3_HDSEL

#define USART_CR3_HDSEL   USART_CR3_HDSEL_Msk

Half-Duplex Selection

◆ USART_CR3_HDSEL_Msk

#define USART_CR3_HDSEL_Msk   (0x1UL << USART_CR3_HDSEL_Pos)

0x00000008

◆ USART_CR3_IREN

#define USART_CR3_IREN   USART_CR3_IREN_Msk

IrDA mode Enable

◆ USART_CR3_IREN_Msk

#define USART_CR3_IREN_Msk   (0x1UL << USART_CR3_IREN_Pos)

0x00000002

◆ USART_CR3_IRLP

#define USART_CR3_IRLP   USART_CR3_IRLP_Msk

IrDA Low-Power

◆ USART_CR3_IRLP_Msk

#define USART_CR3_IRLP_Msk   (0x1UL << USART_CR3_IRLP_Pos)

0x00000004

◆ USART_CR3_NACK

#define USART_CR3_NACK   USART_CR3_NACK_Msk

SmartCard NACK enable

◆ USART_CR3_NACK_Msk

#define USART_CR3_NACK_Msk   (0x1UL << USART_CR3_NACK_Pos)

0x00000010

◆ USART_CR3_ONEBIT

#define USART_CR3_ONEBIT   USART_CR3_ONEBIT_Msk

One sample bit method enable

◆ USART_CR3_ONEBIT_Msk

#define USART_CR3_ONEBIT_Msk   (0x1UL << USART_CR3_ONEBIT_Pos)

0x00000800

◆ USART_CR3_OVRDIS

#define USART_CR3_OVRDIS   USART_CR3_OVRDIS_Msk

Overrun Disable

◆ USART_CR3_OVRDIS_Msk

#define USART_CR3_OVRDIS_Msk   (0x1UL << USART_CR3_OVRDIS_Pos)

0x00001000

◆ USART_CR3_RTSE

#define USART_CR3_RTSE   USART_CR3_RTSE_Msk

RTS Enable

◆ USART_CR3_RTSE_Msk

#define USART_CR3_RTSE_Msk   (0x1UL << USART_CR3_RTSE_Pos)

0x00000100

◆ USART_CR3_SCARCNT

#define USART_CR3_SCARCNT   USART_CR3_SCARCNT_Msk

SCARCNT[2:0] bits (SmartCard Auto-Retry Count)

◆ USART_CR3_SCARCNT_0

#define USART_CR3_SCARCNT_0   (0x1UL << USART_CR3_SCARCNT_Pos)

0x00020000

◆ USART_CR3_SCARCNT_1

#define USART_CR3_SCARCNT_1   (0x2UL << USART_CR3_SCARCNT_Pos)

0x00040000

◆ USART_CR3_SCARCNT_2

#define USART_CR3_SCARCNT_2   (0x4UL << USART_CR3_SCARCNT_Pos)

0x00080000

◆ USART_CR3_SCARCNT_Msk

#define USART_CR3_SCARCNT_Msk   (0x7UL << USART_CR3_SCARCNT_Pos)

0x000E0000

◆ USART_CR3_SCEN

#define USART_CR3_SCEN   USART_CR3_SCEN_Msk

SmartCard mode enable

◆ USART_CR3_SCEN_Msk

#define USART_CR3_SCEN_Msk   (0x1UL << USART_CR3_SCEN_Pos)

0x00000020

◆ USART_CR3_UCESM

#define USART_CR3_UCESM   USART_CR3_UCESM_Msk

USART Clock enable in Stop mode

◆ USART_CR3_UCESM_Msk

#define USART_CR3_UCESM_Msk   (0x1UL << USART_CR3_UCESM_Pos)

0x00800000

◆ USART_CR3_WUFIE

#define USART_CR3_WUFIE   USART_CR3_WUFIE_Msk

Wake Up Interrupt Enable

◆ USART_CR3_WUFIE_Msk

#define USART_CR3_WUFIE_Msk   (0x1UL << USART_CR3_WUFIE_Pos)

0x00400000

◆ USART_CR3_WUS

#define USART_CR3_WUS   USART_CR3_WUS_Msk

WUS[1:0] bits (Wake UP Interrupt Flag Selection)

◆ USART_CR3_WUS_0

#define USART_CR3_WUS_0   (0x1UL << USART_CR3_WUS_Pos)

0x00100000

◆ USART_CR3_WUS_1

#define USART_CR3_WUS_1   (0x2UL << USART_CR3_WUS_Pos)

0x00200000

◆ USART_CR3_WUS_Msk

#define USART_CR3_WUS_Msk   (0x3UL << USART_CR3_WUS_Pos)

0x00300000

◆ USART_GTPR_GT

#define USART_GTPR_GT   USART_GTPR_GT_Msk

GT[7:0] bits (Guard time value)

◆ USART_GTPR_GT_Msk

#define USART_GTPR_GT_Msk   (0xFFUL << USART_GTPR_GT_Pos)

0x0000FF00

◆ USART_GTPR_PSC

#define USART_GTPR_PSC   USART_GTPR_PSC_Msk

PSC[7:0] bits (Prescaler value)

◆ USART_GTPR_PSC_Msk

#define USART_GTPR_PSC_Msk   (0xFFUL << USART_GTPR_PSC_Pos)

0x000000FF

◆ USART_ICR_CMCF

#define USART_ICR_CMCF   USART_ICR_CMCF_Msk

Character Match Clear Flag

◆ USART_ICR_CMCF_Msk

#define USART_ICR_CMCF_Msk   (0x1UL << USART_ICR_CMCF_Pos)

0x00020000

◆ USART_ICR_CTSCF

#define USART_ICR_CTSCF   USART_ICR_CTSCF_Msk

CTS Interrupt Clear Flag

◆ USART_ICR_CTSCF_Msk

#define USART_ICR_CTSCF_Msk   (0x1UL << USART_ICR_CTSCF_Pos)

0x00000200

◆ USART_ICR_EOBCF

#define USART_ICR_EOBCF   USART_ICR_EOBCF_Msk

End Of Block Clear Flag

◆ USART_ICR_EOBCF_Msk

#define USART_ICR_EOBCF_Msk   (0x1UL << USART_ICR_EOBCF_Pos)

0x00001000

◆ USART_ICR_FECF

#define USART_ICR_FECF   USART_ICR_FECF_Msk

Framing Error Clear Flag

◆ USART_ICR_FECF_Msk

#define USART_ICR_FECF_Msk   (0x1UL << USART_ICR_FECF_Pos)

0x00000002

◆ USART_ICR_IDLECF

#define USART_ICR_IDLECF   USART_ICR_IDLECF_Msk

IDLE line detected Clear Flag

◆ USART_ICR_IDLECF_Msk

#define USART_ICR_IDLECF_Msk   (0x1UL << USART_ICR_IDLECF_Pos)

0x00000010

◆ USART_ICR_LBDCF

#define USART_ICR_LBDCF   USART_ICR_LBDCF_Msk

LIN Break Detection Clear Flag

◆ USART_ICR_LBDCF_Msk

#define USART_ICR_LBDCF_Msk   (0x1UL << USART_ICR_LBDCF_Pos)

0x00000100

◆ USART_ICR_NCF

#define USART_ICR_NCF   USART_ICR_NCF_Msk

Noise detected Clear Flag

◆ USART_ICR_NCF_Msk

#define USART_ICR_NCF_Msk   (0x1UL << USART_ICR_NCF_Pos)

0x00000004

◆ USART_ICR_ORECF

#define USART_ICR_ORECF   USART_ICR_ORECF_Msk

OverRun Error Clear Flag

◆ USART_ICR_ORECF_Msk

#define USART_ICR_ORECF_Msk   (0x1UL << USART_ICR_ORECF_Pos)

0x00000008

◆ USART_ICR_PECF

#define USART_ICR_PECF   USART_ICR_PECF_Msk

Parity Error Clear Flag

◆ USART_ICR_PECF_Msk

#define USART_ICR_PECF_Msk   (0x1UL << USART_ICR_PECF_Pos)

0x00000001

◆ USART_ICR_RTOCF

#define USART_ICR_RTOCF   USART_ICR_RTOCF_Msk

Receiver Time Out Clear Flag

◆ USART_ICR_RTOCF_Msk

#define USART_ICR_RTOCF_Msk   (0x1UL << USART_ICR_RTOCF_Pos)

0x00000800

◆ USART_ICR_TCCF

#define USART_ICR_TCCF   USART_ICR_TCCF_Msk

Transmission Complete Clear Flag

◆ USART_ICR_TCCF_Msk

#define USART_ICR_TCCF_Msk   (0x1UL << USART_ICR_TCCF_Pos)

0x00000040

◆ USART_ICR_WUCF

#define USART_ICR_WUCF   USART_ICR_WUCF_Msk

Wake Up from stop mode Clear Flag

◆ USART_ICR_WUCF_Msk

#define USART_ICR_WUCF_Msk   (0x1UL << USART_ICR_WUCF_Pos)

0x00100000

◆ USART_ISR_ABRE

#define USART_ISR_ABRE   USART_ISR_ABRE_Msk

Auto-Baud Rate Error

◆ USART_ISR_ABRE_Msk

#define USART_ISR_ABRE_Msk   (0x1UL << USART_ISR_ABRE_Pos)

0x00004000

◆ USART_ISR_ABRF

#define USART_ISR_ABRF   USART_ISR_ABRF_Msk

Auto-Baud Rate Flag

◆ USART_ISR_ABRF_Msk

#define USART_ISR_ABRF_Msk   (0x1UL << USART_ISR_ABRF_Pos)

0x00008000

◆ USART_ISR_BUSY

#define USART_ISR_BUSY   USART_ISR_BUSY_Msk

Busy Flag

◆ USART_ISR_BUSY_Msk

#define USART_ISR_BUSY_Msk   (0x1UL << USART_ISR_BUSY_Pos)

0x00010000

◆ USART_ISR_CMF

#define USART_ISR_CMF   USART_ISR_CMF_Msk

Character Match Flag

◆ USART_ISR_CMF_Msk

#define USART_ISR_CMF_Msk   (0x1UL << USART_ISR_CMF_Pos)

0x00020000

◆ USART_ISR_CTS

#define USART_ISR_CTS   USART_ISR_CTS_Msk

CTS flag

◆ USART_ISR_CTS_Msk

#define USART_ISR_CTS_Msk   (0x1UL << USART_ISR_CTS_Pos)

0x00000400

◆ USART_ISR_CTSIF

#define USART_ISR_CTSIF   USART_ISR_CTSIF_Msk

CTS interrupt flag

◆ USART_ISR_CTSIF_Msk

#define USART_ISR_CTSIF_Msk   (0x1UL << USART_ISR_CTSIF_Pos)

0x00000200

◆ USART_ISR_EOBF

#define USART_ISR_EOBF   USART_ISR_EOBF_Msk

End Of Block Flag

◆ USART_ISR_EOBF_Msk

#define USART_ISR_EOBF_Msk   (0x1UL << USART_ISR_EOBF_Pos)

0x00001000

◆ USART_ISR_FE

#define USART_ISR_FE   USART_ISR_FE_Msk

Framing Error

◆ USART_ISR_FE_Msk

#define USART_ISR_FE_Msk   (0x1UL << USART_ISR_FE_Pos)

0x00000002

◆ USART_ISR_IDLE

#define USART_ISR_IDLE   USART_ISR_IDLE_Msk

IDLE line detected

◆ USART_ISR_IDLE_Msk

#define USART_ISR_IDLE_Msk   (0x1UL << USART_ISR_IDLE_Pos)

0x00000010

◆ USART_ISR_LBDF

#define USART_ISR_LBDF   USART_ISR_LBDF_Msk

LIN Break Detection Flag

◆ USART_ISR_LBDF_Msk

#define USART_ISR_LBDF_Msk   (0x1UL << USART_ISR_LBDF_Pos)

0x00000100

◆ USART_ISR_NE

#define USART_ISR_NE   USART_ISR_NE_Msk

Noise detected Flag

◆ USART_ISR_NE_Msk

#define USART_ISR_NE_Msk   (0x1UL << USART_ISR_NE_Pos)

0x00000004

◆ USART_ISR_ORE

#define USART_ISR_ORE   USART_ISR_ORE_Msk

OverRun Error

◆ USART_ISR_ORE_Msk

#define USART_ISR_ORE_Msk   (0x1UL << USART_ISR_ORE_Pos)

0x00000008

◆ USART_ISR_PE

#define USART_ISR_PE   USART_ISR_PE_Msk

Parity Error

◆ USART_ISR_PE_Msk

#define USART_ISR_PE_Msk   (0x1UL << USART_ISR_PE_Pos)

0x00000001

◆ USART_ISR_REACK

#define USART_ISR_REACK   USART_ISR_REACK_Msk

Receive Enable Acknowledge Flag

◆ USART_ISR_REACK_Msk

#define USART_ISR_REACK_Msk   (0x1UL << USART_ISR_REACK_Pos)

0x00400000

◆ USART_ISR_RTOF

#define USART_ISR_RTOF   USART_ISR_RTOF_Msk

Receiver Time Out

◆ USART_ISR_RTOF_Msk

#define USART_ISR_RTOF_Msk   (0x1UL << USART_ISR_RTOF_Pos)

0x00000800

◆ USART_ISR_RWU

#define USART_ISR_RWU   USART_ISR_RWU_Msk

Receive Wake Up from mute mode Flag

◆ USART_ISR_RWU_Msk

#define USART_ISR_RWU_Msk   (0x1UL << USART_ISR_RWU_Pos)

0x00080000

◆ USART_ISR_RXNE

#define USART_ISR_RXNE   USART_ISR_RXNE_Msk

Read Data Register Not Empty

◆ USART_ISR_RXNE_Msk

#define USART_ISR_RXNE_Msk   (0x1UL << USART_ISR_RXNE_Pos)

0x00000020

◆ USART_ISR_SBKF

#define USART_ISR_SBKF   USART_ISR_SBKF_Msk

Send Break Flag

◆ USART_ISR_SBKF_Msk

#define USART_ISR_SBKF_Msk   (0x1UL << USART_ISR_SBKF_Pos)

0x00040000

◆ USART_ISR_TC

#define USART_ISR_TC   USART_ISR_TC_Msk

Transmission Complete

◆ USART_ISR_TC_Msk

#define USART_ISR_TC_Msk   (0x1UL << USART_ISR_TC_Pos)

0x00000040

◆ USART_ISR_TEACK

#define USART_ISR_TEACK   USART_ISR_TEACK_Msk

Transmit Enable Acknowledge Flag

◆ USART_ISR_TEACK_Msk

#define USART_ISR_TEACK_Msk   (0x1UL << USART_ISR_TEACK_Pos)

0x00200000

◆ USART_ISR_TXE

#define USART_ISR_TXE   USART_ISR_TXE_Msk

Transmit Data Register Empty

◆ USART_ISR_TXE_Msk

#define USART_ISR_TXE_Msk   (0x1UL << USART_ISR_TXE_Pos)

0x00000080

◆ USART_ISR_WUF

#define USART_ISR_WUF   USART_ISR_WUF_Msk

Wake Up from stop mode Flag

◆ USART_ISR_WUF_Msk

#define USART_ISR_WUF_Msk   (0x1UL << USART_ISR_WUF_Pos)

0x00100000

◆ USART_RDR_RDR

#define USART_RDR_RDR   USART_RDR_RDR_Msk

RDR[8:0] bits (Receive Data value)

◆ USART_RDR_RDR_Msk

#define USART_RDR_RDR_Msk   (0x1FFUL << USART_RDR_RDR_Pos)

0x000001FF

◆ USART_RQR_ABRRQ

#define USART_RQR_ABRRQ   USART_RQR_ABRRQ_Msk

Auto-Baud Rate Request

◆ USART_RQR_ABRRQ_Msk

#define USART_RQR_ABRRQ_Msk   (0x1UL << USART_RQR_ABRRQ_Pos)

0x00000001

◆ USART_RQR_MMRQ

#define USART_RQR_MMRQ   USART_RQR_MMRQ_Msk

Mute Mode Request

◆ USART_RQR_MMRQ_Msk

#define USART_RQR_MMRQ_Msk   (0x1UL << USART_RQR_MMRQ_Pos)

0x00000004

◆ USART_RQR_RXFRQ

#define USART_RQR_RXFRQ   USART_RQR_RXFRQ_Msk

Receive Data flush Request

◆ USART_RQR_RXFRQ_Msk

#define USART_RQR_RXFRQ_Msk   (0x1UL << USART_RQR_RXFRQ_Pos)

0x00000008

◆ USART_RQR_SBKRQ

#define USART_RQR_SBKRQ   USART_RQR_SBKRQ_Msk

Send Break Request

◆ USART_RQR_SBKRQ_Msk

#define USART_RQR_SBKRQ_Msk   (0x1UL << USART_RQR_SBKRQ_Pos)

0x00000002

◆ USART_RQR_TXFRQ

#define USART_RQR_TXFRQ   USART_RQR_TXFRQ_Msk

Transmit data flush Request

◆ USART_RQR_TXFRQ_Msk

#define USART_RQR_TXFRQ_Msk   (0x1UL << USART_RQR_TXFRQ_Pos)

0x00000010

◆ USART_RTOR_BLEN

#define USART_RTOR_BLEN   USART_RTOR_BLEN_Msk

Block Length

◆ USART_RTOR_BLEN_Msk

#define USART_RTOR_BLEN_Msk   (0xFFUL << USART_RTOR_BLEN_Pos)

0xFF000000

◆ USART_RTOR_RTO

#define USART_RTOR_RTO   USART_RTOR_RTO_Msk

Receiver Time Out Value

◆ USART_RTOR_RTO_Msk

#define USART_RTOR_RTO_Msk   (0xFFFFFFUL << USART_RTOR_RTO_Pos)

0x00FFFFFF

◆ USART_TDR_TDR

#define USART_TDR_TDR   USART_TDR_TDR_Msk

TDR[8:0] bits (Transmit Data value)

◆ USART_TDR_TDR_Msk

#define USART_TDR_TDR_Msk   (0x1FFUL << USART_TDR_TDR_Pos)

0x000001FF

◆ USB_OTG_BCNT

#define USB_OTG_BCNT   USB_OTG_BCNT_Msk

Byte count

◆ USB_OTG_BCNT_Msk

#define USB_OTG_BCNT_Msk   (0x7FFUL << USB_OTG_BCNT_Pos)

0x00007FF0

◆ USB_OTG_CHNUM

#define USB_OTG_CHNUM   USB_OTG_CHNUM_Msk

Channel number

◆ USB_OTG_CHNUM_0

#define USB_OTG_CHNUM_0   (0x1UL << USB_OTG_CHNUM_Pos)

0x00000001

◆ USB_OTG_CHNUM_1

#define USB_OTG_CHNUM_1   (0x2UL << USB_OTG_CHNUM_Pos)

0x00000002

◆ USB_OTG_CHNUM_2

#define USB_OTG_CHNUM_2   (0x4UL << USB_OTG_CHNUM_Pos)

0x00000004

◆ USB_OTG_CHNUM_3

#define USB_OTG_CHNUM_3   (0x8UL << USB_OTG_CHNUM_Pos)

0x00000008

◆ USB_OTG_CHNUM_Msk

#define USB_OTG_CHNUM_Msk   (0xFUL << USB_OTG_CHNUM_Pos)

0x0000000F

◆ USB_OTG_CID_PRODUCT_ID

#define USB_OTG_CID_PRODUCT_ID   USB_OTG_CID_PRODUCT_ID_Msk

Product ID field

◆ USB_OTG_CID_PRODUCT_ID_Msk

#define USB_OTG_CID_PRODUCT_ID_Msk   (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)

0xFFFFFFFF

◆ USB_OTG_DAINT_IEPINT

#define USB_OTG_DAINT_IEPINT   USB_OTG_DAINT_IEPINT_Msk

IN endpoint interrupt bits

◆ USB_OTG_DAINT_IEPINT_Msk

#define USB_OTG_DAINT_IEPINT_Msk   (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)

0x0000FFFF

◆ USB_OTG_DAINT_OEPINT

#define USB_OTG_DAINT_OEPINT   USB_OTG_DAINT_OEPINT_Msk

OUT endpoint interrupt bits

◆ USB_OTG_DAINT_OEPINT_Msk

#define USB_OTG_DAINT_OEPINT_Msk   (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)

0xFFFF0000

◆ USB_OTG_DAINTMSK_IEPM

#define USB_OTG_DAINTMSK_IEPM   USB_OTG_DAINTMSK_IEPM_Msk

IN EP interrupt mask bits

◆ USB_OTG_DAINTMSK_IEPM_Msk

#define USB_OTG_DAINTMSK_IEPM_Msk   (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)

0x0000FFFF

◆ USB_OTG_DAINTMSK_OEPM

#define USB_OTG_DAINTMSK_OEPM   USB_OTG_DAINTMSK_OEPM_Msk

OUT EP interrupt mask bits

◆ USB_OTG_DAINTMSK_OEPM_Msk

#define USB_OTG_DAINTMSK_OEPM_Msk   (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)

0xFFFF0000

◆ USB_OTG_DCFG_DAD

#define USB_OTG_DCFG_DAD   USB_OTG_DCFG_DAD_Msk

Device address

◆ USB_OTG_DCFG_DAD_0

#define USB_OTG_DCFG_DAD_0   (0x01UL << USB_OTG_DCFG_DAD_Pos)

0x00000010

◆ USB_OTG_DCFG_DAD_1

#define USB_OTG_DCFG_DAD_1   (0x02UL << USB_OTG_DCFG_DAD_Pos)

0x00000020

◆ USB_OTG_DCFG_DAD_2

#define USB_OTG_DCFG_DAD_2   (0x04UL << USB_OTG_DCFG_DAD_Pos)

0x00000040

◆ USB_OTG_DCFG_DAD_3

#define USB_OTG_DCFG_DAD_3   (0x08UL << USB_OTG_DCFG_DAD_Pos)

0x00000080

◆ USB_OTG_DCFG_DAD_4

#define USB_OTG_DCFG_DAD_4   (0x10UL << USB_OTG_DCFG_DAD_Pos)

0x00000100

◆ USB_OTG_DCFG_DAD_5

#define USB_OTG_DCFG_DAD_5   (0x20UL << USB_OTG_DCFG_DAD_Pos)

0x00000200

◆ USB_OTG_DCFG_DAD_6

#define USB_OTG_DCFG_DAD_6   (0x40UL << USB_OTG_DCFG_DAD_Pos)

0x00000400

◆ USB_OTG_DCFG_DAD_Msk

#define USB_OTG_DCFG_DAD_Msk   (0x7FUL << USB_OTG_DCFG_DAD_Pos)

0x000007F0

◆ USB_OTG_DCFG_DSPD

#define USB_OTG_DCFG_DSPD   USB_OTG_DCFG_DSPD_Msk

Device speed

◆ USB_OTG_DCFG_DSPD_0

#define USB_OTG_DCFG_DSPD_0   (0x1UL << USB_OTG_DCFG_DSPD_Pos)

0x00000001

◆ USB_OTG_DCFG_DSPD_1

#define USB_OTG_DCFG_DSPD_1   (0x2UL << USB_OTG_DCFG_DSPD_Pos)

0x00000002

◆ USB_OTG_DCFG_DSPD_Msk

#define USB_OTG_DCFG_DSPD_Msk   (0x3UL << USB_OTG_DCFG_DSPD_Pos)

0x00000003

◆ USB_OTG_DCFG_NZLSOHSK

#define USB_OTG_DCFG_NZLSOHSK   USB_OTG_DCFG_NZLSOHSK_Msk

Nonzero-length status OUT handshake

◆ USB_OTG_DCFG_NZLSOHSK_Msk

#define USB_OTG_DCFG_NZLSOHSK_Msk   (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)

0x00000004

◆ USB_OTG_DCFG_PERSCHIVL

#define USB_OTG_DCFG_PERSCHIVL   USB_OTG_DCFG_PERSCHIVL_Msk

Periodic scheduling interval

◆ USB_OTG_DCFG_PERSCHIVL_0

#define USB_OTG_DCFG_PERSCHIVL_0   (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)

0x01000000

◆ USB_OTG_DCFG_PERSCHIVL_1

#define USB_OTG_DCFG_PERSCHIVL_1   (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)

0x02000000

◆ USB_OTG_DCFG_PERSCHIVL_Msk

#define USB_OTG_DCFG_PERSCHIVL_Msk   (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)

0x03000000

◆ USB_OTG_DCFG_PFIVL

#define USB_OTG_DCFG_PFIVL   USB_OTG_DCFG_PFIVL_Msk

Periodic (micro)frame interval

◆ USB_OTG_DCFG_PFIVL_0

#define USB_OTG_DCFG_PFIVL_0   (0x1UL << USB_OTG_DCFG_PFIVL_Pos)

0x00000800

◆ USB_OTG_DCFG_PFIVL_1

#define USB_OTG_DCFG_PFIVL_1   (0x2UL << USB_OTG_DCFG_PFIVL_Pos)

0x00001000

◆ USB_OTG_DCFG_PFIVL_Msk

#define USB_OTG_DCFG_PFIVL_Msk   (0x3UL << USB_OTG_DCFG_PFIVL_Pos)

0x00001800

◆ USB_OTG_DCTL_CGINAK

#define USB_OTG_DCTL_CGINAK   USB_OTG_DCTL_CGINAK_Msk

Clear global IN NAK

◆ USB_OTG_DCTL_CGINAK_Msk

#define USB_OTG_DCTL_CGINAK_Msk   (0x1UL << USB_OTG_DCTL_CGINAK_Pos)

0x00000100

◆ USB_OTG_DCTL_CGONAK

#define USB_OTG_DCTL_CGONAK   USB_OTG_DCTL_CGONAK_Msk

Clear global OUT NAK

◆ USB_OTG_DCTL_CGONAK_Msk

#define USB_OTG_DCTL_CGONAK_Msk   (0x1UL << USB_OTG_DCTL_CGONAK_Pos)

0x00000400

◆ USB_OTG_DCTL_GINSTS

#define USB_OTG_DCTL_GINSTS   USB_OTG_DCTL_GINSTS_Msk

Global IN NAK status

◆ USB_OTG_DCTL_GINSTS_Msk

#define USB_OTG_DCTL_GINSTS_Msk   (0x1UL << USB_OTG_DCTL_GINSTS_Pos)

0x00000004

◆ USB_OTG_DCTL_GONSTS

#define USB_OTG_DCTL_GONSTS   USB_OTG_DCTL_GONSTS_Msk

Global OUT NAK status

◆ USB_OTG_DCTL_GONSTS_Msk

#define USB_OTG_DCTL_GONSTS_Msk   (0x1UL << USB_OTG_DCTL_GONSTS_Pos)

0x00000008

◆ USB_OTG_DCTL_POPRGDNE

#define USB_OTG_DCTL_POPRGDNE   USB_OTG_DCTL_POPRGDNE_Msk

Power-on programming done

◆ USB_OTG_DCTL_POPRGDNE_Msk

#define USB_OTG_DCTL_POPRGDNE_Msk   (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)

0x00000800

◆ USB_OTG_DCTL_RWUSIG

#define USB_OTG_DCTL_RWUSIG   USB_OTG_DCTL_RWUSIG_Msk

Remote wakeup signaling

◆ USB_OTG_DCTL_RWUSIG_Msk

#define USB_OTG_DCTL_RWUSIG_Msk   (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)

0x00000001

◆ USB_OTG_DCTL_SDIS

#define USB_OTG_DCTL_SDIS   USB_OTG_DCTL_SDIS_Msk

Soft disconnect

◆ USB_OTG_DCTL_SDIS_Msk

#define USB_OTG_DCTL_SDIS_Msk   (0x1UL << USB_OTG_DCTL_SDIS_Pos)

0x00000002

◆ USB_OTG_DCTL_SGINAK

#define USB_OTG_DCTL_SGINAK   USB_OTG_DCTL_SGINAK_Msk

Set global IN NAK

◆ USB_OTG_DCTL_SGINAK_Msk

#define USB_OTG_DCTL_SGINAK_Msk   (0x1UL << USB_OTG_DCTL_SGINAK_Pos)

0x00000080

◆ USB_OTG_DCTL_SGONAK

#define USB_OTG_DCTL_SGONAK   USB_OTG_DCTL_SGONAK_Msk

Set global OUT NAK

◆ USB_OTG_DCTL_SGONAK_Msk

#define USB_OTG_DCTL_SGONAK_Msk   (0x1UL << USB_OTG_DCTL_SGONAK_Pos)

0x00000200

◆ USB_OTG_DCTL_TCTL

#define USB_OTG_DCTL_TCTL   USB_OTG_DCTL_TCTL_Msk

Test control

◆ USB_OTG_DCTL_TCTL_0

#define USB_OTG_DCTL_TCTL_0   (0x1UL << USB_OTG_DCTL_TCTL_Pos)

0x00000010

◆ USB_OTG_DCTL_TCTL_1

#define USB_OTG_DCTL_TCTL_1   (0x2UL << USB_OTG_DCTL_TCTL_Pos)

0x00000020

◆ USB_OTG_DCTL_TCTL_2

#define USB_OTG_DCTL_TCTL_2   (0x4UL << USB_OTG_DCTL_TCTL_Pos)

0x00000040

◆ USB_OTG_DCTL_TCTL_Msk

#define USB_OTG_DCTL_TCTL_Msk   (0x7UL << USB_OTG_DCTL_TCTL_Pos)

0x00000070

◆ USB_OTG_DEACHINT_IEP1INT

#define USB_OTG_DEACHINT_IEP1INT   USB_OTG_DEACHINT_IEP1INT_Msk

IN endpoint 1interrupt bit

◆ USB_OTG_DEACHINT_IEP1INT_Msk

#define USB_OTG_DEACHINT_IEP1INT_Msk   (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)

0x00000002

◆ USB_OTG_DEACHINT_OEP1INT

#define USB_OTG_DEACHINT_OEP1INT   USB_OTG_DEACHINT_OEP1INT_Msk

OUT endpoint 1 interrupt bit

◆ USB_OTG_DEACHINT_OEP1INT_Msk

#define USB_OTG_DEACHINT_OEP1INT_Msk   (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)

0x00020000

◆ USB_OTG_DEACHINTMSK_IEP1INTM

#define USB_OTG_DEACHINTMSK_IEP1INTM   USB_OTG_DEACHINTMSK_IEP1INTM_Msk

IN Endpoint 1 interrupt mask bit

◆ USB_OTG_DEACHINTMSK_IEP1INTM_Msk

#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk   (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)

0x00000002

◆ USB_OTG_DEACHINTMSK_OEP1INTM

#define USB_OTG_DEACHINTMSK_OEP1INTM   USB_OTG_DEACHINTMSK_OEP1INTM_Msk

OUT Endpoint 1 interrupt mask bit

◆ USB_OTG_DEACHINTMSK_OEP1INTM_Msk

#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk   (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)

0x00020000

◆ USB_OTG_DIEPCTL_CNAK

#define USB_OTG_DIEPCTL_CNAK   USB_OTG_DIEPCTL_CNAK_Msk

Clear NAK

◆ USB_OTG_DIEPCTL_CNAK_Msk

#define USB_OTG_DIEPCTL_CNAK_Msk   (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)

0x04000000

◆ USB_OTG_DIEPCTL_EONUM_DPID

#define USB_OTG_DIEPCTL_EONUM_DPID   USB_OTG_DIEPCTL_EONUM_DPID_Msk

Even/odd frame

◆ USB_OTG_DIEPCTL_EONUM_DPID_Msk

#define USB_OTG_DIEPCTL_EONUM_DPID_Msk   (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)

0x00010000

◆ USB_OTG_DIEPCTL_EPDIS

#define USB_OTG_DIEPCTL_EPDIS   USB_OTG_DIEPCTL_EPDIS_Msk

Endpoint disable

◆ USB_OTG_DIEPCTL_EPDIS_Msk

#define USB_OTG_DIEPCTL_EPDIS_Msk   (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)

0x40000000

◆ USB_OTG_DIEPCTL_EPENA

#define USB_OTG_DIEPCTL_EPENA   USB_OTG_DIEPCTL_EPENA_Msk

Endpoint enable

◆ USB_OTG_DIEPCTL_EPENA_Msk

#define USB_OTG_DIEPCTL_EPENA_Msk   (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)

0x80000000

◆ USB_OTG_DIEPCTL_EPTYP

#define USB_OTG_DIEPCTL_EPTYP   USB_OTG_DIEPCTL_EPTYP_Msk

Endpoint type

◆ USB_OTG_DIEPCTL_EPTYP_0

#define USB_OTG_DIEPCTL_EPTYP_0   (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)

0x00040000

◆ USB_OTG_DIEPCTL_EPTYP_1

#define USB_OTG_DIEPCTL_EPTYP_1   (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)

0x00080000

◆ USB_OTG_DIEPCTL_EPTYP_Msk

#define USB_OTG_DIEPCTL_EPTYP_Msk   (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)

0x000C0000

◆ USB_OTG_DIEPCTL_MPSIZ

#define USB_OTG_DIEPCTL_MPSIZ   USB_OTG_DIEPCTL_MPSIZ_Msk

Maximum packet size

◆ USB_OTG_DIEPCTL_MPSIZ_Msk

#define USB_OTG_DIEPCTL_MPSIZ_Msk   (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)

0x000007FF

◆ USB_OTG_DIEPCTL_NAKSTS

#define USB_OTG_DIEPCTL_NAKSTS   USB_OTG_DIEPCTL_NAKSTS_Msk

NAK status

◆ USB_OTG_DIEPCTL_NAKSTS_Msk

#define USB_OTG_DIEPCTL_NAKSTS_Msk   (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)

0x00020000

◆ USB_OTG_DIEPCTL_SD0PID_SEVNFRM

#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM   USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk

Set DATA0 PID

◆ USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk

#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk   (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)

0x10000000

◆ USB_OTG_DIEPCTL_SNAK

#define USB_OTG_DIEPCTL_SNAK   USB_OTG_DIEPCTL_SNAK_Msk

Set NAK

◆ USB_OTG_DIEPCTL_SNAK_Msk

#define USB_OTG_DIEPCTL_SNAK_Msk   (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)

0x08000000

◆ USB_OTG_DIEPCTL_SODDFRM

#define USB_OTG_DIEPCTL_SODDFRM   USB_OTG_DIEPCTL_SODDFRM_Msk

Set odd frame

◆ USB_OTG_DIEPCTL_SODDFRM_Msk

#define USB_OTG_DIEPCTL_SODDFRM_Msk   (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)

0x20000000

◆ USB_OTG_DIEPCTL_STALL

#define USB_OTG_DIEPCTL_STALL   USB_OTG_DIEPCTL_STALL_Msk

STALL handshake

◆ USB_OTG_DIEPCTL_STALL_Msk

#define USB_OTG_DIEPCTL_STALL_Msk   (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)

0x00200000

◆ USB_OTG_DIEPCTL_TXFNUM

#define USB_OTG_DIEPCTL_TXFNUM   USB_OTG_DIEPCTL_TXFNUM_Msk

TxFIFO number

◆ USB_OTG_DIEPCTL_TXFNUM_0

#define USB_OTG_DIEPCTL_TXFNUM_0   (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)

0x00400000

◆ USB_OTG_DIEPCTL_TXFNUM_1

#define USB_OTG_DIEPCTL_TXFNUM_1   (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)

0x00800000

◆ USB_OTG_DIEPCTL_TXFNUM_2

#define USB_OTG_DIEPCTL_TXFNUM_2   (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)

0x01000000

◆ USB_OTG_DIEPCTL_TXFNUM_3

#define USB_OTG_DIEPCTL_TXFNUM_3   (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)

0x02000000

◆ USB_OTG_DIEPCTL_TXFNUM_Msk

#define USB_OTG_DIEPCTL_TXFNUM_Msk   (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)

0x03C00000

◆ USB_OTG_DIEPCTL_USBAEP

#define USB_OTG_DIEPCTL_USBAEP   USB_OTG_DIEPCTL_USBAEP_Msk

USB active endpoint

◆ USB_OTG_DIEPCTL_USBAEP_Msk

#define USB_OTG_DIEPCTL_USBAEP_Msk   (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)

0x00008000

◆ USB_OTG_DIEPDMA_DMAADDR

#define USB_OTG_DIEPDMA_DMAADDR   USB_OTG_DIEPDMA_DMAADDR_Msk

DMA address

◆ USB_OTG_DIEPDMA_DMAADDR_Msk

#define USB_OTG_DIEPDMA_DMAADDR_Msk   (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)

0xFFFFFFFF

◆ USB_OTG_DIEPEACHMSK1_BIM

#define USB_OTG_DIEPEACHMSK1_BIM   USB_OTG_DIEPEACHMSK1_BIM_Msk

BNA interrupt mask

◆ USB_OTG_DIEPEACHMSK1_BIM_Msk

#define USB_OTG_DIEPEACHMSK1_BIM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)

0x00000200

◆ USB_OTG_DIEPEACHMSK1_EPDM

#define USB_OTG_DIEPEACHMSK1_EPDM   USB_OTG_DIEPEACHMSK1_EPDM_Msk

Endpoint disabled interrupt mask

◆ USB_OTG_DIEPEACHMSK1_EPDM_Msk

#define USB_OTG_DIEPEACHMSK1_EPDM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)

0x00000002

◆ USB_OTG_DIEPEACHMSK1_INEPNEM

#define USB_OTG_DIEPEACHMSK1_INEPNEM   USB_OTG_DIEPEACHMSK1_INEPNEM_Msk

IN endpoint NAK effective mask

◆ USB_OTG_DIEPEACHMSK1_INEPNEM_Msk

#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)

0x00000040

◆ USB_OTG_DIEPEACHMSK1_INEPNMM

#define USB_OTG_DIEPEACHMSK1_INEPNMM   USB_OTG_DIEPEACHMSK1_INEPNMM_Msk

IN token received with EP mismatch mask

◆ USB_OTG_DIEPEACHMSK1_INEPNMM_Msk

#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)

0x00000020

◆ USB_OTG_DIEPEACHMSK1_ITTXFEMSK

#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK   USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk

IN token received when TxFIFO empty mask

◆ USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk

#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)

0x00000010

◆ USB_OTG_DIEPEACHMSK1_NAKM

#define USB_OTG_DIEPEACHMSK1_NAKM   USB_OTG_DIEPEACHMSK1_NAKM_Msk

NAK interrupt mask

◆ USB_OTG_DIEPEACHMSK1_NAKM_Msk

#define USB_OTG_DIEPEACHMSK1_NAKM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)

0x00002000

◆ USB_OTG_DIEPEACHMSK1_TOM

#define USB_OTG_DIEPEACHMSK1_TOM   USB_OTG_DIEPEACHMSK1_TOM_Msk

Timeout condition mask (nonisochronous endpoints)

◆ USB_OTG_DIEPEACHMSK1_TOM_Msk

#define USB_OTG_DIEPEACHMSK1_TOM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)

0x00000008

◆ USB_OTG_DIEPEACHMSK1_TXFURM

#define USB_OTG_DIEPEACHMSK1_TXFURM   USB_OTG_DIEPEACHMSK1_TXFURM_Msk

FIFO underrun mask

◆ USB_OTG_DIEPEACHMSK1_TXFURM_Msk

#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)

0x00000100

◆ USB_OTG_DIEPEACHMSK1_XFRCM

#define USB_OTG_DIEPEACHMSK1_XFRCM   USB_OTG_DIEPEACHMSK1_XFRCM_Msk

Transfer completed interrupt mask

◆ USB_OTG_DIEPEACHMSK1_XFRCM_Msk

#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk   (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)

0x00000001

◆ USB_OTG_DIEPEMPMSK_INEPTXFEM

#define USB_OTG_DIEPEMPMSK_INEPTXFEM   USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk

IN EP Tx FIFO empty interrupt mask bits

◆ USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk

#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk   (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)

0x0000FFFF

◆ USB_OTG_DIEPINT_AHBERR

#define USB_OTG_DIEPINT_AHBERR   USB_OTG_DIEPINT_AHBERR_Msk

AHB Error (AHBErr) during an IN transaction

◆ USB_OTG_DIEPINT_AHBERR_Msk

#define USB_OTG_DIEPINT_AHBERR_Msk   (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)

0x00000004

◆ USB_OTG_DIEPINT_BERR

#define USB_OTG_DIEPINT_BERR   USB_OTG_DIEPINT_BERR_Msk

Babble error interrupt

◆ USB_OTG_DIEPINT_BERR_Msk

#define USB_OTG_DIEPINT_BERR_Msk   (0x1UL << USB_OTG_DIEPINT_BERR_Pos)

0x00001000

◆ USB_OTG_DIEPINT_BNA

#define USB_OTG_DIEPINT_BNA   USB_OTG_DIEPINT_BNA_Msk

Buffer not available interrupt

◆ USB_OTG_DIEPINT_BNA_Msk

#define USB_OTG_DIEPINT_BNA_Msk   (0x1UL << USB_OTG_DIEPINT_BNA_Pos)

0x00000200

◆ USB_OTG_DIEPINT_EPDISD

#define USB_OTG_DIEPINT_EPDISD   USB_OTG_DIEPINT_EPDISD_Msk

Endpoint disabled interrupt

◆ USB_OTG_DIEPINT_EPDISD_Msk

#define USB_OTG_DIEPINT_EPDISD_Msk   (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)

0x00000002

◆ USB_OTG_DIEPINT_INEPNE

#define USB_OTG_DIEPINT_INEPNE   USB_OTG_DIEPINT_INEPNE_Msk

IN endpoint NAK effective

◆ USB_OTG_DIEPINT_INEPNE_Msk

#define USB_OTG_DIEPINT_INEPNE_Msk   (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)

0x00000040

◆ USB_OTG_DIEPINT_INEPNM

#define USB_OTG_DIEPINT_INEPNM   USB_OTG_DIEPINT_INEPNM_Msk

IN token received with EP mismatch

◆ USB_OTG_DIEPINT_INEPNM_Msk

#define USB_OTG_DIEPINT_INEPNM_Msk   (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)

0x00000020

◆ USB_OTG_DIEPINT_ITTXFE

#define USB_OTG_DIEPINT_ITTXFE   USB_OTG_DIEPINT_ITTXFE_Msk

IN token received when TxFIFO is empty

◆ USB_OTG_DIEPINT_ITTXFE_Msk

#define USB_OTG_DIEPINT_ITTXFE_Msk   (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)

0x00000010

◆ USB_OTG_DIEPINT_NAK

#define USB_OTG_DIEPINT_NAK   USB_OTG_DIEPINT_NAK_Msk

NAK interrupt

◆ USB_OTG_DIEPINT_NAK_Msk

#define USB_OTG_DIEPINT_NAK_Msk   (0x1UL << USB_OTG_DIEPINT_NAK_Pos)

0x00002000

◆ USB_OTG_DIEPINT_PKTDRPSTS

#define USB_OTG_DIEPINT_PKTDRPSTS   USB_OTG_DIEPINT_PKTDRPSTS_Msk

Packet dropped status

◆ USB_OTG_DIEPINT_PKTDRPSTS_Msk

#define USB_OTG_DIEPINT_PKTDRPSTS_Msk   (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)

0x00000800

◆ USB_OTG_DIEPINT_TOC

#define USB_OTG_DIEPINT_TOC   USB_OTG_DIEPINT_TOC_Msk

Timeout condition

◆ USB_OTG_DIEPINT_TOC_Msk

#define USB_OTG_DIEPINT_TOC_Msk   (0x1UL << USB_OTG_DIEPINT_TOC_Pos)

0x00000008

◆ USB_OTG_DIEPINT_TXFE

#define USB_OTG_DIEPINT_TXFE   USB_OTG_DIEPINT_TXFE_Msk

Transmit FIFO empty

◆ USB_OTG_DIEPINT_TXFE_Msk

#define USB_OTG_DIEPINT_TXFE_Msk   (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)

0x00000080

◆ USB_OTG_DIEPINT_TXFIFOUDRN

#define USB_OTG_DIEPINT_TXFIFOUDRN   USB_OTG_DIEPINT_TXFIFOUDRN_Msk

Transmit Fifo Underrun

◆ USB_OTG_DIEPINT_TXFIFOUDRN_Msk

#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk   (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)

0x00000100

◆ USB_OTG_DIEPINT_XFRC

#define USB_OTG_DIEPINT_XFRC   USB_OTG_DIEPINT_XFRC_Msk

Transfer completed interrupt

◆ USB_OTG_DIEPINT_XFRC_Msk

#define USB_OTG_DIEPINT_XFRC_Msk   (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)

0x00000001

◆ USB_OTG_DIEPMSK_BIM

#define USB_OTG_DIEPMSK_BIM   USB_OTG_DIEPMSK_BIM_Msk

BNA interrupt mask

◆ USB_OTG_DIEPMSK_BIM_Msk

#define USB_OTG_DIEPMSK_BIM_Msk   (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)

0x00000200

◆ USB_OTG_DIEPMSK_EPDM

#define USB_OTG_DIEPMSK_EPDM   USB_OTG_DIEPMSK_EPDM_Msk

Endpoint disabled interrupt mask

◆ USB_OTG_DIEPMSK_EPDM_Msk

#define USB_OTG_DIEPMSK_EPDM_Msk   (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)

0x00000002

◆ USB_OTG_DIEPMSK_INEPNEM

#define USB_OTG_DIEPMSK_INEPNEM   USB_OTG_DIEPMSK_INEPNEM_Msk

IN endpoint NAK effective mask

◆ USB_OTG_DIEPMSK_INEPNEM_Msk

#define USB_OTG_DIEPMSK_INEPNEM_Msk   (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)

0x00000040

◆ USB_OTG_DIEPMSK_INEPNMM

#define USB_OTG_DIEPMSK_INEPNMM   USB_OTG_DIEPMSK_INEPNMM_Msk

IN token received with EP mismatch mask

◆ USB_OTG_DIEPMSK_INEPNMM_Msk

#define USB_OTG_DIEPMSK_INEPNMM_Msk   (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)

0x00000020

◆ USB_OTG_DIEPMSK_ITTXFEMSK

#define USB_OTG_DIEPMSK_ITTXFEMSK   USB_OTG_DIEPMSK_ITTXFEMSK_Msk

IN token received when TxFIFO empty mask

◆ USB_OTG_DIEPMSK_ITTXFEMSK_Msk

#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk   (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)

0x00000010

◆ USB_OTG_DIEPMSK_TOM

#define USB_OTG_DIEPMSK_TOM   USB_OTG_DIEPMSK_TOM_Msk

Timeout condition mask (nonisochronous endpoints)

◆ USB_OTG_DIEPMSK_TOM_Msk

#define USB_OTG_DIEPMSK_TOM_Msk   (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)

0x00000008

◆ USB_OTG_DIEPMSK_TXFURM

#define USB_OTG_DIEPMSK_TXFURM   USB_OTG_DIEPMSK_TXFURM_Msk

FIFO underrun mask

◆ USB_OTG_DIEPMSK_TXFURM_Msk

#define USB_OTG_DIEPMSK_TXFURM_Msk   (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)

0x00000100

◆ USB_OTG_DIEPMSK_XFRCM

#define USB_OTG_DIEPMSK_XFRCM   USB_OTG_DIEPMSK_XFRCM_Msk

Transfer completed interrupt mask

◆ USB_OTG_DIEPMSK_XFRCM_Msk

#define USB_OTG_DIEPMSK_XFRCM_Msk   (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)

0x00000001

◆ USB_OTG_DIEPTSIZ_MULCNT

#define USB_OTG_DIEPTSIZ_MULCNT   USB_OTG_DIEPTSIZ_MULCNT_Msk

Packet count

◆ USB_OTG_DIEPTSIZ_MULCNT_Msk

#define USB_OTG_DIEPTSIZ_MULCNT_Msk   (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)

0x60000000

◆ USB_OTG_DIEPTSIZ_PKTCNT

#define USB_OTG_DIEPTSIZ_PKTCNT   USB_OTG_DIEPTSIZ_PKTCNT_Msk

Packet count

◆ USB_OTG_DIEPTSIZ_PKTCNT_Msk

#define USB_OTG_DIEPTSIZ_PKTCNT_Msk   (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)

0x1FF80000

◆ USB_OTG_DIEPTSIZ_XFRSIZ

#define USB_OTG_DIEPTSIZ_XFRSIZ   USB_OTG_DIEPTSIZ_XFRSIZ_Msk

Transfer size

◆ USB_OTG_DIEPTSIZ_XFRSIZ_Msk

#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk   (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)

0x0007FFFF

◆ USB_OTG_DIEPTXF_INEPTXFD

#define USB_OTG_DIEPTXF_INEPTXFD   USB_OTG_DIEPTXF_INEPTXFD_Msk

IN endpoint TxFIFO depth

◆ USB_OTG_DIEPTXF_INEPTXFD_Msk

#define USB_OTG_DIEPTXF_INEPTXFD_Msk   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)

0xFFFF0000

◆ USB_OTG_DIEPTXF_INEPTXSA

#define USB_OTG_DIEPTXF_INEPTXSA   USB_OTG_DIEPTXF_INEPTXSA_Msk

IN endpoint FIFOx transmit RAM start address

◆ USB_OTG_DIEPTXF_INEPTXSA_Msk

#define USB_OTG_DIEPTXF_INEPTXSA_Msk   (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)

0x0000FFFF

◆ USB_OTG_DOEPCTL_CNAK

#define USB_OTG_DOEPCTL_CNAK   USB_OTG_DOEPCTL_CNAK_Msk

Clear NAK

◆ USB_OTG_DOEPCTL_CNAK_Msk

#define USB_OTG_DOEPCTL_CNAK_Msk   (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)

0x04000000

◆ USB_OTG_DOEPCTL_EPDIS

#define USB_OTG_DOEPCTL_EPDIS   USB_OTG_DOEPCTL_EPDIS_Msk

Endpoint disable

◆ USB_OTG_DOEPCTL_EPDIS_Msk

#define USB_OTG_DOEPCTL_EPDIS_Msk   (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)

0x40000000

◆ USB_OTG_DOEPCTL_EPENA

#define USB_OTG_DOEPCTL_EPENA   USB_OTG_DOEPCTL_EPENA_Msk

Endpoint enable

◆ USB_OTG_DOEPCTL_EPENA_Msk

#define USB_OTG_DOEPCTL_EPENA_Msk   (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)

0x80000000

◆ USB_OTG_DOEPCTL_EPTYP

#define USB_OTG_DOEPCTL_EPTYP   USB_OTG_DOEPCTL_EPTYP_Msk

Endpoint type

◆ USB_OTG_DOEPCTL_EPTYP_0

#define USB_OTG_DOEPCTL_EPTYP_0   (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)

0x00040000

◆ USB_OTG_DOEPCTL_EPTYP_1

#define USB_OTG_DOEPCTL_EPTYP_1   (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)

0x00080000

◆ USB_OTG_DOEPCTL_EPTYP_Msk

#define USB_OTG_DOEPCTL_EPTYP_Msk   (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)

0x000C0000

◆ USB_OTG_DOEPCTL_MPSIZ

#define USB_OTG_DOEPCTL_MPSIZ   USB_OTG_DOEPCTL_MPSIZ_Msk /*!< Maximum packet size */

Bit 1

◆ USB_OTG_DOEPCTL_MPSIZ_Msk

#define USB_OTG_DOEPCTL_MPSIZ_Msk   (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)

0x000007FF

◆ USB_OTG_DOEPCTL_NAKSTS

#define USB_OTG_DOEPCTL_NAKSTS   USB_OTG_DOEPCTL_NAKSTS_Msk

NAK status

◆ USB_OTG_DOEPCTL_NAKSTS_Msk

#define USB_OTG_DOEPCTL_NAKSTS_Msk   (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)

0x00020000

◆ USB_OTG_DOEPCTL_SD0PID_SEVNFRM

#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM   USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk

Set DATA0 PID

◆ USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk

#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk   (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)

0x10000000

◆ USB_OTG_DOEPCTL_SNAK

#define USB_OTG_DOEPCTL_SNAK   USB_OTG_DOEPCTL_SNAK_Msk

Set NAK

◆ USB_OTG_DOEPCTL_SNAK_Msk

#define USB_OTG_DOEPCTL_SNAK_Msk   (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)

0x08000000

◆ USB_OTG_DOEPCTL_SNPM

#define USB_OTG_DOEPCTL_SNPM   USB_OTG_DOEPCTL_SNPM_Msk

Snoop mode

◆ USB_OTG_DOEPCTL_SNPM_Msk

#define USB_OTG_DOEPCTL_SNPM_Msk   (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)

0x00100000

◆ USB_OTG_DOEPCTL_SODDFRM

#define USB_OTG_DOEPCTL_SODDFRM   USB_OTG_DOEPCTL_SODDFRM_Msk

Set odd frame

◆ USB_OTG_DOEPCTL_SODDFRM_Msk

#define USB_OTG_DOEPCTL_SODDFRM_Msk   (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)

0x20000000

◆ USB_OTG_DOEPCTL_STALL

#define USB_OTG_DOEPCTL_STALL   USB_OTG_DOEPCTL_STALL_Msk

STALL handshake

◆ USB_OTG_DOEPCTL_STALL_Msk

#define USB_OTG_DOEPCTL_STALL_Msk   (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)

0x00200000

◆ USB_OTG_DOEPCTL_USBAEP

#define USB_OTG_DOEPCTL_USBAEP   USB_OTG_DOEPCTL_USBAEP_Msk

USB active endpoint

◆ USB_OTG_DOEPCTL_USBAEP_Msk

#define USB_OTG_DOEPCTL_USBAEP_Msk   (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)

0x00008000

◆ USB_OTG_DOEPEACHMSK1_BERRM

#define USB_OTG_DOEPEACHMSK1_BERRM   USB_OTG_DOEPEACHMSK1_BERRM_Msk

Bubble error interrupt mask

◆ USB_OTG_DOEPEACHMSK1_BERRM_Msk

#define USB_OTG_DOEPEACHMSK1_BERRM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)

0x00001000

◆ USB_OTG_DOEPEACHMSK1_BIM

#define USB_OTG_DOEPEACHMSK1_BIM   USB_OTG_DOEPEACHMSK1_BIM_Msk

BNA interrupt mask

◆ USB_OTG_DOEPEACHMSK1_BIM_Msk

#define USB_OTG_DOEPEACHMSK1_BIM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)

0x00000200

◆ USB_OTG_DOEPEACHMSK1_EPDM

#define USB_OTG_DOEPEACHMSK1_EPDM   USB_OTG_DOEPEACHMSK1_EPDM_Msk

Endpoint disabled interrupt mask

◆ USB_OTG_DOEPEACHMSK1_EPDM_Msk

#define USB_OTG_DOEPEACHMSK1_EPDM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)

0x00000002

◆ USB_OTG_DOEPEACHMSK1_INEPNEM

#define USB_OTG_DOEPEACHMSK1_INEPNEM   USB_OTG_DOEPEACHMSK1_INEPNEM_Msk

IN endpoint NAK effective mask

◆ USB_OTG_DOEPEACHMSK1_INEPNEM_Msk

#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)

0x00000040

◆ USB_OTG_DOEPEACHMSK1_INEPNMM

#define USB_OTG_DOEPEACHMSK1_INEPNMM   USB_OTG_DOEPEACHMSK1_INEPNMM_Msk

IN token received with EP mismatch mask

◆ USB_OTG_DOEPEACHMSK1_INEPNMM_Msk

#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)

0x00000020

◆ USB_OTG_DOEPEACHMSK1_ITTXFEMSK

#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK   USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk

IN token received when TxFIFO empty mask

◆ USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk

#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)

0x00000010

◆ USB_OTG_DOEPEACHMSK1_NAKM

#define USB_OTG_DOEPEACHMSK1_NAKM   USB_OTG_DOEPEACHMSK1_NAKM_Msk

NAK interrupt mask

◆ USB_OTG_DOEPEACHMSK1_NAKM_Msk

#define USB_OTG_DOEPEACHMSK1_NAKM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)

0x00002000

◆ USB_OTG_DOEPEACHMSK1_NYETM

#define USB_OTG_DOEPEACHMSK1_NYETM   USB_OTG_DOEPEACHMSK1_NYETM_Msk

NYET interrupt mask

◆ USB_OTG_DOEPEACHMSK1_NYETM_Msk

#define USB_OTG_DOEPEACHMSK1_NYETM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)

0x00004000

◆ USB_OTG_DOEPEACHMSK1_TOM

#define USB_OTG_DOEPEACHMSK1_TOM   USB_OTG_DOEPEACHMSK1_TOM_Msk

Timeout condition mask

◆ USB_OTG_DOEPEACHMSK1_TOM_Msk

#define USB_OTG_DOEPEACHMSK1_TOM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)

0x00000008

◆ USB_OTG_DOEPEACHMSK1_TXFURM

#define USB_OTG_DOEPEACHMSK1_TXFURM   USB_OTG_DOEPEACHMSK1_TXFURM_Msk

OUT packet error mask

◆ USB_OTG_DOEPEACHMSK1_TXFURM_Msk

#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)

0x00000100

◆ USB_OTG_DOEPEACHMSK1_XFRCM

#define USB_OTG_DOEPEACHMSK1_XFRCM   USB_OTG_DOEPEACHMSK1_XFRCM_Msk

Transfer completed interrupt mask

◆ USB_OTG_DOEPEACHMSK1_XFRCM_Msk

#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk   (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)

0x00000001

◆ USB_OTG_DOEPINT_AHBERR

#define USB_OTG_DOEPINT_AHBERR   USB_OTG_DOEPINT_AHBERR_Msk

AHB Error (AHBErr) during an OUT transaction

◆ USB_OTG_DOEPINT_AHBERR_Msk

#define USB_OTG_DOEPINT_AHBERR_Msk   (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)

0x00000004

◆ USB_OTG_DOEPINT_B2BSTUP

#define USB_OTG_DOEPINT_B2BSTUP   USB_OTG_DOEPINT_B2BSTUP_Msk

Back-to-back SETUP packets received

◆ USB_OTG_DOEPINT_B2BSTUP_Msk

#define USB_OTG_DOEPINT_B2BSTUP_Msk   (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)

0x00000040

◆ USB_OTG_DOEPINT_EPDISD

#define USB_OTG_DOEPINT_EPDISD   USB_OTG_DOEPINT_EPDISD_Msk

Endpoint disabled interrupt

◆ USB_OTG_DOEPINT_EPDISD_Msk

#define USB_OTG_DOEPINT_EPDISD_Msk   (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)

0x00000002

◆ USB_OTG_DOEPINT_NAK

#define USB_OTG_DOEPINT_NAK   USB_OTG_DOEPINT_NAK_Msk

NAK Packet is transmitted by the device

◆ USB_OTG_DOEPINT_NAK_Msk

#define USB_OTG_DOEPINT_NAK_Msk   (0x1UL << USB_OTG_DOEPINT_NAK_Pos)

0x00002000

◆ USB_OTG_DOEPINT_NYET

#define USB_OTG_DOEPINT_NYET   USB_OTG_DOEPINT_NYET_Msk

NYET interrupt

◆ USB_OTG_DOEPINT_NYET_Msk

#define USB_OTG_DOEPINT_NYET_Msk   (0x1UL << USB_OTG_DOEPINT_NYET_Pos)

0x00004000

◆ USB_OTG_DOEPINT_OTEPDIS

#define USB_OTG_DOEPINT_OTEPDIS   USB_OTG_DOEPINT_OTEPDIS_Msk

OUT token received when endpoint disabled

◆ USB_OTG_DOEPINT_OTEPDIS_Msk

#define USB_OTG_DOEPINT_OTEPDIS_Msk   (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)

0x00000010

◆ USB_OTG_DOEPINT_OTEPSPR

#define USB_OTG_DOEPINT_OTEPSPR   USB_OTG_DOEPINT_OTEPSPR_Msk

Status Phase Received For Control Write

◆ USB_OTG_DOEPINT_OTEPSPR_Msk

#define USB_OTG_DOEPINT_OTEPSPR_Msk   (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)

0x00000020

◆ USB_OTG_DOEPINT_OUTPKTERR

#define USB_OTG_DOEPINT_OUTPKTERR   USB_OTG_DOEPINT_OUTPKTERR_Msk

OUT packet error

◆ USB_OTG_DOEPINT_OUTPKTERR_Msk

#define USB_OTG_DOEPINT_OUTPKTERR_Msk   (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)

0x00000100

◆ USB_OTG_DOEPINT_STPKTRX

#define USB_OTG_DOEPINT_STPKTRX   USB_OTG_DOEPINT_STPKTRX_Msk

Setup Packet Received

◆ USB_OTG_DOEPINT_STPKTRX_Msk

#define USB_OTG_DOEPINT_STPKTRX_Msk   (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)

0x00008000

◆ USB_OTG_DOEPINT_STUP

#define USB_OTG_DOEPINT_STUP   USB_OTG_DOEPINT_STUP_Msk

SETUP phase done

◆ USB_OTG_DOEPINT_STUP_Msk

#define USB_OTG_DOEPINT_STUP_Msk   (0x1UL << USB_OTG_DOEPINT_STUP_Pos)

0x00000008

◆ USB_OTG_DOEPINT_XFRC

#define USB_OTG_DOEPINT_XFRC   USB_OTG_DOEPINT_XFRC_Msk

Transfer completed interrupt

◆ USB_OTG_DOEPINT_XFRC_Msk

#define USB_OTG_DOEPINT_XFRC_Msk   (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)

0x00000001

◆ USB_OTG_DOEPMSK_AHBERRM

#define USB_OTG_DOEPMSK_AHBERRM   USB_OTG_DOEPMSK_AHBERRM_Msk

OUT transaction AHB Error interrupt mask

◆ USB_OTG_DOEPMSK_AHBERRM_Msk

#define USB_OTG_DOEPMSK_AHBERRM_Msk   (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)

0x00000004

◆ USB_OTG_DOEPMSK_B2BSTUP

#define USB_OTG_DOEPMSK_B2BSTUP   USB_OTG_DOEPMSK_B2BSTUP_Msk

Back-to-back SETUP packets received mask

◆ USB_OTG_DOEPMSK_B2BSTUP_Msk

#define USB_OTG_DOEPMSK_B2BSTUP_Msk   (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)

0x00000040

◆ USB_OTG_DOEPMSK_BERRM

#define USB_OTG_DOEPMSK_BERRM   USB_OTG_DOEPMSK_BERRM_Msk

Babble error interrupt mask

◆ USB_OTG_DOEPMSK_BERRM_Msk

#define USB_OTG_DOEPMSK_BERRM_Msk   (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)

0x00001000

◆ USB_OTG_DOEPMSK_BOIM

#define USB_OTG_DOEPMSK_BOIM   USB_OTG_DOEPMSK_BOIM_Msk

BNA interrupt mask

◆ USB_OTG_DOEPMSK_BOIM_Msk

#define USB_OTG_DOEPMSK_BOIM_Msk   (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)

0x00000200

◆ USB_OTG_DOEPMSK_EPDM

#define USB_OTG_DOEPMSK_EPDM   USB_OTG_DOEPMSK_EPDM_Msk

Endpoint disabled interrupt mask

◆ USB_OTG_DOEPMSK_EPDM_Msk

#define USB_OTG_DOEPMSK_EPDM_Msk   (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)

0x00000002

◆ USB_OTG_DOEPMSK_NAKM

#define USB_OTG_DOEPMSK_NAKM   USB_OTG_DOEPMSK_NAKM_Msk

OUT Packet NAK interrupt mask

◆ USB_OTG_DOEPMSK_NAKM_Msk

#define USB_OTG_DOEPMSK_NAKM_Msk   (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)

0x00002000

◆ USB_OTG_DOEPMSK_NYETM

#define USB_OTG_DOEPMSK_NYETM   USB_OTG_DOEPMSK_NYETM_Msk

NYET interrupt mask

◆ USB_OTG_DOEPMSK_NYETM_Msk

#define USB_OTG_DOEPMSK_NYETM_Msk   (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)

0x00004000

◆ USB_OTG_DOEPMSK_OPEM

#define USB_OTG_DOEPMSK_OPEM   USB_OTG_DOEPMSK_OPEM_Msk

OUT packet error mask

◆ USB_OTG_DOEPMSK_OPEM_Msk

#define USB_OTG_DOEPMSK_OPEM_Msk   (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)

0x00000100

◆ USB_OTG_DOEPMSK_OTEPDM

#define USB_OTG_DOEPMSK_OTEPDM   USB_OTG_DOEPMSK_OTEPDM_Msk

OUT token received when endpoint disabled mask

◆ USB_OTG_DOEPMSK_OTEPDM_Msk

#define USB_OTG_DOEPMSK_OTEPDM_Msk   (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)

0x00000010

◆ USB_OTG_DOEPMSK_OTEPSPRM

#define USB_OTG_DOEPMSK_OTEPSPRM   USB_OTG_DOEPMSK_OTEPSPRM_Msk

Status Phase Received mask

◆ USB_OTG_DOEPMSK_OTEPSPRM_Msk

#define USB_OTG_DOEPMSK_OTEPSPRM_Msk   (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)

0x00000020

◆ USB_OTG_DOEPMSK_STUPM

#define USB_OTG_DOEPMSK_STUPM   USB_OTG_DOEPMSK_STUPM_Msk

SETUP phase done mask

◆ USB_OTG_DOEPMSK_STUPM_Msk

#define USB_OTG_DOEPMSK_STUPM_Msk   (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)

0x00000008

◆ USB_OTG_DOEPMSK_XFRCM

#define USB_OTG_DOEPMSK_XFRCM   USB_OTG_DOEPMSK_XFRCM_Msk

Transfer completed interrupt mask

◆ USB_OTG_DOEPMSK_XFRCM_Msk

#define USB_OTG_DOEPMSK_XFRCM_Msk   (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)

0x00000001

◆ USB_OTG_DOEPTSIZ_PKTCNT

#define USB_OTG_DOEPTSIZ_PKTCNT   USB_OTG_DOEPTSIZ_PKTCNT_Msk

Packet count

◆ USB_OTG_DOEPTSIZ_PKTCNT_Msk

#define USB_OTG_DOEPTSIZ_PKTCNT_Msk   (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)

0x1FF80000

◆ USB_OTG_DOEPTSIZ_STUPCNT

#define USB_OTG_DOEPTSIZ_STUPCNT   USB_OTG_DOEPTSIZ_STUPCNT_Msk

SETUP packet count

◆ USB_OTG_DOEPTSIZ_STUPCNT_0

#define USB_OTG_DOEPTSIZ_STUPCNT_0   (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)

0x20000000

◆ USB_OTG_DOEPTSIZ_STUPCNT_1

#define USB_OTG_DOEPTSIZ_STUPCNT_1   (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)

0x40000000

◆ USB_OTG_DOEPTSIZ_STUPCNT_Msk

#define USB_OTG_DOEPTSIZ_STUPCNT_Msk   (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)

0x60000000

◆ USB_OTG_DOEPTSIZ_XFRSIZ

#define USB_OTG_DOEPTSIZ_XFRSIZ   USB_OTG_DOEPTSIZ_XFRSIZ_Msk

Transfer size

◆ USB_OTG_DOEPTSIZ_XFRSIZ_Msk

#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk   (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)

0x0007FFFF

◆ USB_OTG_DPID

#define USB_OTG_DPID   USB_OTG_DPID_Msk

Data PID

◆ USB_OTG_DPID_0

#define USB_OTG_DPID_0   (0x1UL << USB_OTG_DPID_Pos)

0x00008000

◆ USB_OTG_DPID_1

#define USB_OTG_DPID_1   (0x2UL << USB_OTG_DPID_Pos)

0x00010000

◆ USB_OTG_DPID_Msk

#define USB_OTG_DPID_Msk   (0x3UL << USB_OTG_DPID_Pos)

0x00018000

◆ USB_OTG_DSTS_EERR

#define USB_OTG_DSTS_EERR   USB_OTG_DSTS_EERR_Msk

Erratic error

◆ USB_OTG_DSTS_EERR_Msk

#define USB_OTG_DSTS_EERR_Msk   (0x1UL << USB_OTG_DSTS_EERR_Pos)

0x00000008

◆ USB_OTG_DSTS_ENUMSPD

#define USB_OTG_DSTS_ENUMSPD   USB_OTG_DSTS_ENUMSPD_Msk

Enumerated speed

◆ USB_OTG_DSTS_ENUMSPD_0

#define USB_OTG_DSTS_ENUMSPD_0   (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)

0x00000002

◆ USB_OTG_DSTS_ENUMSPD_1

#define USB_OTG_DSTS_ENUMSPD_1   (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)

0x00000004

◆ USB_OTG_DSTS_ENUMSPD_Msk

#define USB_OTG_DSTS_ENUMSPD_Msk   (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)

0x00000006

◆ USB_OTG_DSTS_FNSOF

#define USB_OTG_DSTS_FNSOF   USB_OTG_DSTS_FNSOF_Msk

Frame number of the received SOF

◆ USB_OTG_DSTS_FNSOF_Msk

#define USB_OTG_DSTS_FNSOF_Msk   (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)

0x003FFF00

◆ USB_OTG_DSTS_SUSPSTS

#define USB_OTG_DSTS_SUSPSTS   USB_OTG_DSTS_SUSPSTS_Msk

Suspend status

◆ USB_OTG_DSTS_SUSPSTS_Msk

#define USB_OTG_DSTS_SUSPSTS_Msk   (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)

0x00000001

◆ USB_OTG_DTHRCTL_ARPEN

#define USB_OTG_DTHRCTL_ARPEN   USB_OTG_DTHRCTL_ARPEN_Msk

Arbiter parking enable

◆ USB_OTG_DTHRCTL_ARPEN_Msk

#define USB_OTG_DTHRCTL_ARPEN_Msk   (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)

0x08000000

◆ USB_OTG_DTHRCTL_ISOTHREN

#define USB_OTG_DTHRCTL_ISOTHREN   USB_OTG_DTHRCTL_ISOTHREN_Msk

ISO IN endpoint threshold enable

◆ USB_OTG_DTHRCTL_ISOTHREN_Msk

#define USB_OTG_DTHRCTL_ISOTHREN_Msk   (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)

0x00000002

◆ USB_OTG_DTHRCTL_NONISOTHREN

#define USB_OTG_DTHRCTL_NONISOTHREN   USB_OTG_DTHRCTL_NONISOTHREN_Msk

Nonisochronous IN endpoints threshold enable

◆ USB_OTG_DTHRCTL_NONISOTHREN_Msk

#define USB_OTG_DTHRCTL_NONISOTHREN_Msk   (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)

0x00000001

◆ USB_OTG_DTHRCTL_RXTHREN

#define USB_OTG_DTHRCTL_RXTHREN   USB_OTG_DTHRCTL_RXTHREN_Msk

Receive threshold enable

◆ USB_OTG_DTHRCTL_RXTHREN_Msk

#define USB_OTG_DTHRCTL_RXTHREN_Msk   (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)

0x00010000

◆ USB_OTG_DTHRCTL_RXTHRLEN

#define USB_OTG_DTHRCTL_RXTHRLEN   USB_OTG_DTHRCTL_RXTHRLEN_Msk

Receive threshold length

◆ USB_OTG_DTHRCTL_RXTHRLEN_0

#define USB_OTG_DTHRCTL_RXTHRLEN_0   (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x00020000

◆ USB_OTG_DTHRCTL_RXTHRLEN_1

#define USB_OTG_DTHRCTL_RXTHRLEN_1   (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x00040000

◆ USB_OTG_DTHRCTL_RXTHRLEN_2

#define USB_OTG_DTHRCTL_RXTHRLEN_2   (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x00080000

◆ USB_OTG_DTHRCTL_RXTHRLEN_3

#define USB_OTG_DTHRCTL_RXTHRLEN_3   (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x00100000

◆ USB_OTG_DTHRCTL_RXTHRLEN_4

#define USB_OTG_DTHRCTL_RXTHRLEN_4   (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x00200000

◆ USB_OTG_DTHRCTL_RXTHRLEN_5

#define USB_OTG_DTHRCTL_RXTHRLEN_5   (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x00400000

◆ USB_OTG_DTHRCTL_RXTHRLEN_6

#define USB_OTG_DTHRCTL_RXTHRLEN_6   (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x00800000

◆ USB_OTG_DTHRCTL_RXTHRLEN_7

#define USB_OTG_DTHRCTL_RXTHRLEN_7   (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x01000000

◆ USB_OTG_DTHRCTL_RXTHRLEN_8

#define USB_OTG_DTHRCTL_RXTHRLEN_8   (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x02000000

◆ USB_OTG_DTHRCTL_RXTHRLEN_Msk

#define USB_OTG_DTHRCTL_RXTHRLEN_Msk   (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)

0x03FE0000

◆ USB_OTG_DTHRCTL_TXTHRLEN

#define USB_OTG_DTHRCTL_TXTHRLEN   USB_OTG_DTHRCTL_TXTHRLEN_Msk

Transmit threshold length

◆ USB_OTG_DTHRCTL_TXTHRLEN_0

#define USB_OTG_DTHRCTL_TXTHRLEN_0   (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x00000004

◆ USB_OTG_DTHRCTL_TXTHRLEN_1

#define USB_OTG_DTHRCTL_TXTHRLEN_1   (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x00000008

◆ USB_OTG_DTHRCTL_TXTHRLEN_2

#define USB_OTG_DTHRCTL_TXTHRLEN_2   (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x00000010

◆ USB_OTG_DTHRCTL_TXTHRLEN_3

#define USB_OTG_DTHRCTL_TXTHRLEN_3   (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x00000020

◆ USB_OTG_DTHRCTL_TXTHRLEN_4

#define USB_OTG_DTHRCTL_TXTHRLEN_4   (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x00000040

◆ USB_OTG_DTHRCTL_TXTHRLEN_5

#define USB_OTG_DTHRCTL_TXTHRLEN_5   (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x00000080

◆ USB_OTG_DTHRCTL_TXTHRLEN_6

#define USB_OTG_DTHRCTL_TXTHRLEN_6   (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x00000100

◆ USB_OTG_DTHRCTL_TXTHRLEN_7

#define USB_OTG_DTHRCTL_TXTHRLEN_7   (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x00000200

◆ USB_OTG_DTHRCTL_TXTHRLEN_8

#define USB_OTG_DTHRCTL_TXTHRLEN_8   (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x00000400

◆ USB_OTG_DTHRCTL_TXTHRLEN_Msk

#define USB_OTG_DTHRCTL_TXTHRLEN_Msk   (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)

0x000007FC

◆ USB_OTG_DTXFSTS_INEPTFSAV

#define USB_OTG_DTXFSTS_INEPTFSAV   USB_OTG_DTXFSTS_INEPTFSAV_Msk

IN endpoint TxFIFO space available

◆ USB_OTG_DTXFSTS_INEPTFSAV_Msk

#define USB_OTG_DTXFSTS_INEPTFSAV_Msk   (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)

0x0000FFFF

◆ USB_OTG_DVBUSDIS_VBUSDT

#define USB_OTG_DVBUSDIS_VBUSDT   USB_OTG_DVBUSDIS_VBUSDT_Msk

Device VBUS discharge time

◆ USB_OTG_DVBUSDIS_VBUSDT_Msk

#define USB_OTG_DVBUSDIS_VBUSDT_Msk   (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)

0x0000FFFF

◆ USB_OTG_DVBUSPULSE_DVBUSP

#define USB_OTG_DVBUSPULSE_DVBUSP   USB_OTG_DVBUSPULSE_DVBUSP_Msk

Device VBUS pulsing time

◆ USB_OTG_DVBUSPULSE_DVBUSP_Msk

#define USB_OTG_DVBUSPULSE_DVBUSP_Msk   (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)

0x00000FFF

◆ USB_OTG_EPNUM

#define USB_OTG_EPNUM   USB_OTG_EPNUM_Msk

Endpoint number

◆ USB_OTG_EPNUM_0

#define USB_OTG_EPNUM_0   (0x1UL << USB_OTG_EPNUM_Pos)

0x00000001

◆ USB_OTG_EPNUM_1

#define USB_OTG_EPNUM_1   (0x2UL << USB_OTG_EPNUM_Pos)

0x00000002

◆ USB_OTG_EPNUM_2

#define USB_OTG_EPNUM_2   (0x4UL << USB_OTG_EPNUM_Pos)

0x00000004

◆ USB_OTG_EPNUM_3

#define USB_OTG_EPNUM_3   (0x8UL << USB_OTG_EPNUM_Pos)

0x00000008

◆ USB_OTG_EPNUM_Msk

#define USB_OTG_EPNUM_Msk   (0xFUL << USB_OTG_EPNUM_Pos)

0x0000000F

◆ USB_OTG_FRMNUM

#define USB_OTG_FRMNUM   USB_OTG_FRMNUM_Msk

Frame number

◆ USB_OTG_FRMNUM_0

#define USB_OTG_FRMNUM_0   (0x1UL << USB_OTG_FRMNUM_Pos)

0x00200000

◆ USB_OTG_FRMNUM_1

#define USB_OTG_FRMNUM_1   (0x2UL << USB_OTG_FRMNUM_Pos)

0x00400000

◆ USB_OTG_FRMNUM_2

#define USB_OTG_FRMNUM_2   (0x4UL << USB_OTG_FRMNUM_Pos)

0x00800000

◆ USB_OTG_FRMNUM_3

#define USB_OTG_FRMNUM_3   (0x8UL << USB_OTG_FRMNUM_Pos)

0x01000000

◆ USB_OTG_FRMNUM_Msk

#define USB_OTG_FRMNUM_Msk   (0xFUL << USB_OTG_FRMNUM_Pos)

0x01E00000

◆ USB_OTG_GAHBCFG_DMAEN

#define USB_OTG_GAHBCFG_DMAEN   USB_OTG_GAHBCFG_DMAEN_Msk

DMA enable

◆ USB_OTG_GAHBCFG_DMAEN_Msk

#define USB_OTG_GAHBCFG_DMAEN_Msk   (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)

0x00000020

◆ USB_OTG_GAHBCFG_GINT

#define USB_OTG_GAHBCFG_GINT   USB_OTG_GAHBCFG_GINT_Msk

Global interrupt mask

◆ USB_OTG_GAHBCFG_GINT_Msk

#define USB_OTG_GAHBCFG_GINT_Msk   (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)

0x00000001

◆ USB_OTG_GAHBCFG_HBSTLEN

#define USB_OTG_GAHBCFG_HBSTLEN   USB_OTG_GAHBCFG_HBSTLEN_Msk

Burst length/type

◆ USB_OTG_GAHBCFG_HBSTLEN_0

#define USB_OTG_GAHBCFG_HBSTLEN_0   (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)

Single

◆ USB_OTG_GAHBCFG_HBSTLEN_1

#define USB_OTG_GAHBCFG_HBSTLEN_1   (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)

INCR

◆ USB_OTG_GAHBCFG_HBSTLEN_2

#define USB_OTG_GAHBCFG_HBSTLEN_2   (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)

INCR4

◆ USB_OTG_GAHBCFG_HBSTLEN_3

#define USB_OTG_GAHBCFG_HBSTLEN_3   (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)

INCR8

◆ USB_OTG_GAHBCFG_HBSTLEN_4

#define USB_OTG_GAHBCFG_HBSTLEN_4   (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)

INCR16

◆ USB_OTG_GAHBCFG_HBSTLEN_Msk

#define USB_OTG_GAHBCFG_HBSTLEN_Msk   (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)

0x0000001E

◆ USB_OTG_GAHBCFG_PTXFELVL

#define USB_OTG_GAHBCFG_PTXFELVL   USB_OTG_GAHBCFG_PTXFELVL_Msk

Periodic TxFIFO empty level

◆ USB_OTG_GAHBCFG_PTXFELVL_Msk

#define USB_OTG_GAHBCFG_PTXFELVL_Msk   (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)

0x00000100

◆ USB_OTG_GAHBCFG_TXFELVL

#define USB_OTG_GAHBCFG_TXFELVL   USB_OTG_GAHBCFG_TXFELVL_Msk

TxFIFO empty level

◆ USB_OTG_GAHBCFG_TXFELVL_Msk

#define USB_OTG_GAHBCFG_TXFELVL_Msk   (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)

0x00000080

◆ USB_OTG_GCCFG_PWRDWN

#define USB_OTG_GCCFG_PWRDWN   USB_OTG_GCCFG_PWRDWN_Msk

Power down

◆ USB_OTG_GCCFG_PWRDWN_Msk

#define USB_OTG_GCCFG_PWRDWN_Msk   (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)

0x00010000

◆ USB_OTG_GCCFG_VBDEN

#define USB_OTG_GCCFG_VBDEN   USB_OTG_GCCFG_VBDEN_Msk

USB VBUS Detection Enable

◆ USB_OTG_GCCFG_VBDEN_Msk

#define USB_OTG_GCCFG_VBDEN_Msk   (0x1UL << USB_OTG_GCCFG_VBDEN_Pos)

0x00200000

◆ USB_OTG_GINTMSK_CIDSCHGM

#define USB_OTG_GINTMSK_CIDSCHGM   USB_OTG_GINTMSK_CIDSCHGM_Msk

Connector ID status change mask

◆ USB_OTG_GINTMSK_CIDSCHGM_Msk

#define USB_OTG_GINTMSK_CIDSCHGM_Msk   (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)

0x10000000

◆ USB_OTG_GINTMSK_DISCINT

#define USB_OTG_GINTMSK_DISCINT   USB_OTG_GINTMSK_DISCINT_Msk

Disconnect detected interrupt mask

◆ USB_OTG_GINTMSK_DISCINT_Msk

#define USB_OTG_GINTMSK_DISCINT_Msk   (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)

0x20000000

◆ USB_OTG_GINTMSK_ENUMDNEM

#define USB_OTG_GINTMSK_ENUMDNEM   USB_OTG_GINTMSK_ENUMDNEM_Msk

Enumeration done mask

◆ USB_OTG_GINTMSK_ENUMDNEM_Msk

#define USB_OTG_GINTMSK_ENUMDNEM_Msk   (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)

0x00002000

◆ USB_OTG_GINTMSK_EOPFM

#define USB_OTG_GINTMSK_EOPFM   USB_OTG_GINTMSK_EOPFM_Msk

End of periodic frame interrupt mask

◆ USB_OTG_GINTMSK_EOPFM_Msk

#define USB_OTG_GINTMSK_EOPFM_Msk   (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)

0x00008000

◆ USB_OTG_GINTMSK_EPMISM

#define USB_OTG_GINTMSK_EPMISM   USB_OTG_GINTMSK_EPMISM_Msk

Endpoint mismatch interrupt mask

◆ USB_OTG_GINTMSK_EPMISM_Msk

#define USB_OTG_GINTMSK_EPMISM_Msk   (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)

0x00020000

◆ USB_OTG_GINTMSK_ESUSPM

#define USB_OTG_GINTMSK_ESUSPM   USB_OTG_GINTMSK_ESUSPM_Msk

Early suspend mask

◆ USB_OTG_GINTMSK_ESUSPM_Msk

#define USB_OTG_GINTMSK_ESUSPM_Msk   (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)

0x00000400

◆ USB_OTG_GINTMSK_FSUSPM

#define USB_OTG_GINTMSK_FSUSPM   USB_OTG_GINTMSK_FSUSPM_Msk

Data fetch suspended mask

◆ USB_OTG_GINTMSK_FSUSPM_Msk

#define USB_OTG_GINTMSK_FSUSPM_Msk   (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)

0x00400000

◆ USB_OTG_GINTMSK_GINAKEFFM

#define USB_OTG_GINTMSK_GINAKEFFM   USB_OTG_GINTMSK_GINAKEFFM_Msk

Global nonperiodic IN NAK effective mask

◆ USB_OTG_GINTMSK_GINAKEFFM_Msk

#define USB_OTG_GINTMSK_GINAKEFFM_Msk   (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)

0x00000040

◆ USB_OTG_GINTMSK_GONAKEFFM

#define USB_OTG_GINTMSK_GONAKEFFM   USB_OTG_GINTMSK_GONAKEFFM_Msk

Global OUT NAK effective mask

◆ USB_OTG_GINTMSK_GONAKEFFM_Msk

#define USB_OTG_GINTMSK_GONAKEFFM_Msk   (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)

0x00000080

◆ USB_OTG_GINTMSK_HCIM

#define USB_OTG_GINTMSK_HCIM   USB_OTG_GINTMSK_HCIM_Msk

Host channels interrupt mask

◆ USB_OTG_GINTMSK_HCIM_Msk

#define USB_OTG_GINTMSK_HCIM_Msk   (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)

0x02000000

◆ USB_OTG_GINTMSK_IEPINT

#define USB_OTG_GINTMSK_IEPINT   USB_OTG_GINTMSK_IEPINT_Msk

IN endpoints interrupt mask

◆ USB_OTG_GINTMSK_IEPINT_Msk

#define USB_OTG_GINTMSK_IEPINT_Msk   (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)

0x00040000

◆ USB_OTG_GINTMSK_IISOIXFRM

#define USB_OTG_GINTMSK_IISOIXFRM   USB_OTG_GINTMSK_IISOIXFRM_Msk

Incomplete isochronous IN transfer mask

◆ USB_OTG_GINTMSK_IISOIXFRM_Msk

#define USB_OTG_GINTMSK_IISOIXFRM_Msk   (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)

0x00100000

◆ USB_OTG_GINTMSK_ISOODRPM

#define USB_OTG_GINTMSK_ISOODRPM   USB_OTG_GINTMSK_ISOODRPM_Msk

Isochronous OUT packet dropped interrupt mask

◆ USB_OTG_GINTMSK_ISOODRPM_Msk

#define USB_OTG_GINTMSK_ISOODRPM_Msk   (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)

0x00004000

◆ USB_OTG_GINTMSK_LPMINTM

#define USB_OTG_GINTMSK_LPMINTM   USB_OTG_GINTMSK_LPMINTM_Msk

LPM interrupt Mask

◆ USB_OTG_GINTMSK_LPMINTM_Msk

#define USB_OTG_GINTMSK_LPMINTM_Msk   (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)

0x08000000

◆ USB_OTG_GINTMSK_MMISM

#define USB_OTG_GINTMSK_MMISM   USB_OTG_GINTMSK_MMISM_Msk

Mode mismatch interrupt mask

◆ USB_OTG_GINTMSK_MMISM_Msk

#define USB_OTG_GINTMSK_MMISM_Msk   (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)

0x00000002

◆ USB_OTG_GINTMSK_NPTXFEM

#define USB_OTG_GINTMSK_NPTXFEM   USB_OTG_GINTMSK_NPTXFEM_Msk

Nonperiodic TxFIFO empty mask

◆ USB_OTG_GINTMSK_NPTXFEM_Msk

#define USB_OTG_GINTMSK_NPTXFEM_Msk   (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)

0x00000020

◆ USB_OTG_GINTMSK_OEPINT

#define USB_OTG_GINTMSK_OEPINT   USB_OTG_GINTMSK_OEPINT_Msk

OUT endpoints interrupt mask

◆ USB_OTG_GINTMSK_OEPINT_Msk

#define USB_OTG_GINTMSK_OEPINT_Msk   (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)

0x00080000

◆ USB_OTG_GINTMSK_OTGINT

#define USB_OTG_GINTMSK_OTGINT   USB_OTG_GINTMSK_OTGINT_Msk

OTG interrupt mask

◆ USB_OTG_GINTMSK_OTGINT_Msk

#define USB_OTG_GINTMSK_OTGINT_Msk   (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)

0x00000004

◆ USB_OTG_GINTMSK_PRTIM

#define USB_OTG_GINTMSK_PRTIM   USB_OTG_GINTMSK_PRTIM_Msk

Host port interrupt mask

◆ USB_OTG_GINTMSK_PRTIM_Msk

#define USB_OTG_GINTMSK_PRTIM_Msk   (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)

0x01000000

◆ USB_OTG_GINTMSK_PTXFEM

#define USB_OTG_GINTMSK_PTXFEM   USB_OTG_GINTMSK_PTXFEM_Msk

Periodic TxFIFO empty mask

◆ USB_OTG_GINTMSK_PTXFEM_Msk

#define USB_OTG_GINTMSK_PTXFEM_Msk   (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)

0x04000000

◆ USB_OTG_GINTMSK_PXFRM_IISOOXFRM

#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM   USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk

Incomplete periodic transfer mask

◆ USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk

#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk   (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)

0x00200000

◆ USB_OTG_GINTMSK_RSTDEM

#define USB_OTG_GINTMSK_RSTDEM   USB_OTG_GINTMSK_RSTDEM_Msk

Reset detected interrupt mask

◆ USB_OTG_GINTMSK_RSTDEM_Msk

#define USB_OTG_GINTMSK_RSTDEM_Msk   (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos)

0x00800000

◆ USB_OTG_GINTMSK_RXFLVLM

#define USB_OTG_GINTMSK_RXFLVLM   USB_OTG_GINTMSK_RXFLVLM_Msk

Receive FIFO nonempty mask

◆ USB_OTG_GINTMSK_RXFLVLM_Msk

#define USB_OTG_GINTMSK_RXFLVLM_Msk   (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)

0x00000010

◆ USB_OTG_GINTMSK_SOFM

#define USB_OTG_GINTMSK_SOFM   USB_OTG_GINTMSK_SOFM_Msk

Start of frame mask

◆ USB_OTG_GINTMSK_SOFM_Msk

#define USB_OTG_GINTMSK_SOFM_Msk   (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)

0x00000008

◆ USB_OTG_GINTMSK_SRQIM

#define USB_OTG_GINTMSK_SRQIM   USB_OTG_GINTMSK_SRQIM_Msk

Session request/new session detected interrupt mask

◆ USB_OTG_GINTMSK_SRQIM_Msk

#define USB_OTG_GINTMSK_SRQIM_Msk   (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)

0x40000000

◆ USB_OTG_GINTMSK_USBRST

#define USB_OTG_GINTMSK_USBRST   USB_OTG_GINTMSK_USBRST_Msk

USB reset mask

◆ USB_OTG_GINTMSK_USBRST_Msk

#define USB_OTG_GINTMSK_USBRST_Msk   (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)

0x00001000

◆ USB_OTG_GINTMSK_USBSUSPM

#define USB_OTG_GINTMSK_USBSUSPM   USB_OTG_GINTMSK_USBSUSPM_Msk

USB suspend mask

◆ USB_OTG_GINTMSK_USBSUSPM_Msk

#define USB_OTG_GINTMSK_USBSUSPM_Msk   (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)

0x00000800

◆ USB_OTG_GINTMSK_WUIM

#define USB_OTG_GINTMSK_WUIM   USB_OTG_GINTMSK_WUIM_Msk

Resume/remote wakeup detected interrupt mask

◆ USB_OTG_GINTMSK_WUIM_Msk

#define USB_OTG_GINTMSK_WUIM_Msk   (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)

0x80000000

◆ USB_OTG_GINTSTS_BOUTNAKEFF

#define USB_OTG_GINTSTS_BOUTNAKEFF   USB_OTG_GINTSTS_BOUTNAKEFF_Msk

Global OUT NAK effective

◆ USB_OTG_GINTSTS_BOUTNAKEFF_Msk

#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk   (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)

0x00000080

◆ USB_OTG_GINTSTS_CIDSCHG

#define USB_OTG_GINTSTS_CIDSCHG   USB_OTG_GINTSTS_CIDSCHG_Msk

Connector ID status change

◆ USB_OTG_GINTSTS_CIDSCHG_Msk

#define USB_OTG_GINTSTS_CIDSCHG_Msk   (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)

0x10000000

◆ USB_OTG_GINTSTS_CMOD

#define USB_OTG_GINTSTS_CMOD   USB_OTG_GINTSTS_CMOD_Msk

Current mode of operation

◆ USB_OTG_GINTSTS_CMOD_Msk

#define USB_OTG_GINTSTS_CMOD_Msk   (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)

0x00000001

◆ USB_OTG_GINTSTS_DATAFSUSP

#define USB_OTG_GINTSTS_DATAFSUSP   USB_OTG_GINTSTS_DATAFSUSP_Msk

Data fetch suspended

◆ USB_OTG_GINTSTS_DATAFSUSP_Msk

#define USB_OTG_GINTSTS_DATAFSUSP_Msk   (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)

0x00400000

◆ USB_OTG_GINTSTS_DISCINT

#define USB_OTG_GINTSTS_DISCINT   USB_OTG_GINTSTS_DISCINT_Msk

Disconnect detected interrupt

◆ USB_OTG_GINTSTS_DISCINT_Msk

#define USB_OTG_GINTSTS_DISCINT_Msk   (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)

0x20000000

◆ USB_OTG_GINTSTS_ENUMDNE

#define USB_OTG_GINTSTS_ENUMDNE   USB_OTG_GINTSTS_ENUMDNE_Msk

Enumeration done

◆ USB_OTG_GINTSTS_ENUMDNE_Msk

#define USB_OTG_GINTSTS_ENUMDNE_Msk   (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)

0x00002000

◆ USB_OTG_GINTSTS_EOPF

#define USB_OTG_GINTSTS_EOPF   USB_OTG_GINTSTS_EOPF_Msk

End of periodic frame interrupt

◆ USB_OTG_GINTSTS_EOPF_Msk

#define USB_OTG_GINTSTS_EOPF_Msk   (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)

0x00008000

◆ USB_OTG_GINTSTS_ESUSP

#define USB_OTG_GINTSTS_ESUSP   USB_OTG_GINTSTS_ESUSP_Msk

Early suspend

◆ USB_OTG_GINTSTS_ESUSP_Msk

#define USB_OTG_GINTSTS_ESUSP_Msk   (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)

0x00000400

◆ USB_OTG_GINTSTS_GINAKEFF

#define USB_OTG_GINTSTS_GINAKEFF   USB_OTG_GINTSTS_GINAKEFF_Msk

Global IN nonperiodic NAK effective

◆ USB_OTG_GINTSTS_GINAKEFF_Msk

#define USB_OTG_GINTSTS_GINAKEFF_Msk   (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)

0x00000040

◆ USB_OTG_GINTSTS_HCINT

#define USB_OTG_GINTSTS_HCINT   USB_OTG_GINTSTS_HCINT_Msk

Host channels interrupt

◆ USB_OTG_GINTSTS_HCINT_Msk

#define USB_OTG_GINTSTS_HCINT_Msk   (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)

0x02000000

◆ USB_OTG_GINTSTS_HPRTINT

#define USB_OTG_GINTSTS_HPRTINT   USB_OTG_GINTSTS_HPRTINT_Msk

Host port interrupt

◆ USB_OTG_GINTSTS_HPRTINT_Msk

#define USB_OTG_GINTSTS_HPRTINT_Msk   (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)

0x01000000

◆ USB_OTG_GINTSTS_IEPINT

#define USB_OTG_GINTSTS_IEPINT   USB_OTG_GINTSTS_IEPINT_Msk

IN endpoint interrupt

◆ USB_OTG_GINTSTS_IEPINT_Msk

#define USB_OTG_GINTSTS_IEPINT_Msk   (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)

0x00040000

◆ USB_OTG_GINTSTS_IISOIXFR

#define USB_OTG_GINTSTS_IISOIXFR   USB_OTG_GINTSTS_IISOIXFR_Msk

Incomplete isochronous IN transfer

◆ USB_OTG_GINTSTS_IISOIXFR_Msk

#define USB_OTG_GINTSTS_IISOIXFR_Msk   (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)

0x00100000

◆ USB_OTG_GINTSTS_ISOODRP

#define USB_OTG_GINTSTS_ISOODRP   USB_OTG_GINTSTS_ISOODRP_Msk

Isochronous OUT packet dropped interrupt

◆ USB_OTG_GINTSTS_ISOODRP_Msk

#define USB_OTG_GINTSTS_ISOODRP_Msk   (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)

0x00004000

◆ USB_OTG_GINTSTS_LPMINT

#define USB_OTG_GINTSTS_LPMINT   USB_OTG_GINTSTS_LPMINT_Msk

LPM interrupt

◆ USB_OTG_GINTSTS_LPMINT_Msk

#define USB_OTG_GINTSTS_LPMINT_Msk   (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)

0x08000000

◆ USB_OTG_GINTSTS_MMIS

#define USB_OTG_GINTSTS_MMIS   USB_OTG_GINTSTS_MMIS_Msk

Mode mismatch interrupt

◆ USB_OTG_GINTSTS_MMIS_Msk

#define USB_OTG_GINTSTS_MMIS_Msk   (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)

0x00000002

◆ USB_OTG_GINTSTS_NPTXFE

#define USB_OTG_GINTSTS_NPTXFE   USB_OTG_GINTSTS_NPTXFE_Msk

Nonperiodic TxFIFO empty

◆ USB_OTG_GINTSTS_NPTXFE_Msk

#define USB_OTG_GINTSTS_NPTXFE_Msk   (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)

0x00000020

◆ USB_OTG_GINTSTS_OEPINT

#define USB_OTG_GINTSTS_OEPINT   USB_OTG_GINTSTS_OEPINT_Msk

OUT endpoint interrupt

◆ USB_OTG_GINTSTS_OEPINT_Msk

#define USB_OTG_GINTSTS_OEPINT_Msk   (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)

0x00080000

◆ USB_OTG_GINTSTS_OTGINT

#define USB_OTG_GINTSTS_OTGINT   USB_OTG_GINTSTS_OTGINT_Msk

OTG interrupt

◆ USB_OTG_GINTSTS_OTGINT_Msk

#define USB_OTG_GINTSTS_OTGINT_Msk   (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)

0x00000004

◆ USB_OTG_GINTSTS_PTXFE

#define USB_OTG_GINTSTS_PTXFE   USB_OTG_GINTSTS_PTXFE_Msk

Periodic TxFIFO empty

◆ USB_OTG_GINTSTS_PTXFE_Msk

#define USB_OTG_GINTSTS_PTXFE_Msk   (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)

0x04000000

◆ USB_OTG_GINTSTS_PXFR_INCOMPISOOUT

#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT   USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk

Incomplete periodic transfer

◆ USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk

#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk   (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)

0x00200000

◆ USB_OTG_GINTSTS_RSTDET

#define USB_OTG_GINTSTS_RSTDET   USB_OTG_GINTSTS_RSTDET_Msk

Reset detected interrupt

◆ USB_OTG_GINTSTS_RSTDET_Msk

#define USB_OTG_GINTSTS_RSTDET_Msk   (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos)

0x00800000

◆ USB_OTG_GINTSTS_RXFLVL

#define USB_OTG_GINTSTS_RXFLVL   USB_OTG_GINTSTS_RXFLVL_Msk

RxFIFO nonempty

◆ USB_OTG_GINTSTS_RXFLVL_Msk

#define USB_OTG_GINTSTS_RXFLVL_Msk   (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)

0x00000010

◆ USB_OTG_GINTSTS_SOF

#define USB_OTG_GINTSTS_SOF   USB_OTG_GINTSTS_SOF_Msk

Start of frame

◆ USB_OTG_GINTSTS_SOF_Msk

#define USB_OTG_GINTSTS_SOF_Msk   (0x1UL << USB_OTG_GINTSTS_SOF_Pos)

0x00000008

◆ USB_OTG_GINTSTS_SRQINT

#define USB_OTG_GINTSTS_SRQINT   USB_OTG_GINTSTS_SRQINT_Msk

Session request/new session detected interrupt

◆ USB_OTG_GINTSTS_SRQINT_Msk

#define USB_OTG_GINTSTS_SRQINT_Msk   (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)

0x40000000

◆ USB_OTG_GINTSTS_USBRST

#define USB_OTG_GINTSTS_USBRST   USB_OTG_GINTSTS_USBRST_Msk

USB reset

◆ USB_OTG_GINTSTS_USBRST_Msk

#define USB_OTG_GINTSTS_USBRST_Msk   (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)

0x00001000

◆ USB_OTG_GINTSTS_USBSUSP

#define USB_OTG_GINTSTS_USBSUSP   USB_OTG_GINTSTS_USBSUSP_Msk

USB suspend

◆ USB_OTG_GINTSTS_USBSUSP_Msk

#define USB_OTG_GINTSTS_USBSUSP_Msk   (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)

0x00000800

◆ USB_OTG_GINTSTS_WKUINT

#define USB_OTG_GINTSTS_WKUINT   USB_OTG_GINTSTS_WKUINT_Msk

Resume/remote wakeup detected interrupt

◆ USB_OTG_GINTSTS_WKUINT_Msk

#define USB_OTG_GINTSTS_WKUINT_Msk   (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)

0x80000000

◆ USB_OTG_GLPMCFG_BESL

#define USB_OTG_GLPMCFG_BESL   USB_OTG_GLPMCFG_BESL_Msk

BESL value received with last ACKed LPM Token

◆ USB_OTG_GLPMCFG_BESL_Msk

#define USB_OTG_GLPMCFG_BESL_Msk   (0xFUL << USB_OTG_GLPMCFG_BESL_Pos)

0x0000003C

◆ USB_OTG_GLPMCFG_BESLTHRS

#define USB_OTG_GLPMCFG_BESLTHRS   USB_OTG_GLPMCFG_BESLTHRS_Msk

BESL threshold

◆ USB_OTG_GLPMCFG_BESLTHRS_Msk

#define USB_OTG_GLPMCFG_BESLTHRS_Msk   (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)

0x00000F00

◆ USB_OTG_GLPMCFG_ENBESL

#define USB_OTG_GLPMCFG_ENBESL   USB_OTG_GLPMCFG_ENBESL_Msk

Enable best effort service latency

◆ USB_OTG_GLPMCFG_ENBESL_Msk

#define USB_OTG_GLPMCFG_ENBESL_Msk   (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)

0x10000000

◆ USB_OTG_GLPMCFG_L1DSEN

#define USB_OTG_GLPMCFG_L1DSEN   USB_OTG_GLPMCFG_L1DSEN_Msk

L1 deep sleep enable

◆ USB_OTG_GLPMCFG_L1DSEN_Msk

#define USB_OTG_GLPMCFG_L1DSEN_Msk   (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)

0x00001000

◆ USB_OTG_GLPMCFG_L1RSMOK

#define USB_OTG_GLPMCFG_L1RSMOK   USB_OTG_GLPMCFG_L1RSMOK_Msk

Sleep State Resume OK

◆ USB_OTG_GLPMCFG_L1RSMOK_Msk

#define USB_OTG_GLPMCFG_L1RSMOK_Msk   (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)

0x00010000

◆ USB_OTG_GLPMCFG_L1SSEN

#define USB_OTG_GLPMCFG_L1SSEN   USB_OTG_GLPMCFG_L1SSEN_Msk

L1 shallow sleep enable

◆ USB_OTG_GLPMCFG_L1SSEN_Msk

#define USB_OTG_GLPMCFG_L1SSEN_Msk   (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)

0x00000080

◆ USB_OTG_GLPMCFG_LPMACK

#define USB_OTG_GLPMCFG_LPMACK   USB_OTG_GLPMCFG_LPMACK_Msk

LPM Token acknowledge enable

◆ USB_OTG_GLPMCFG_LPMACK_Msk

#define USB_OTG_GLPMCFG_LPMACK_Msk   (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)

0x00000002

◆ USB_OTG_GLPMCFG_LPMCHIDX

#define USB_OTG_GLPMCFG_LPMCHIDX   USB_OTG_GLPMCFG_LPMCHIDX_Msk

LPM Channel Index

◆ USB_OTG_GLPMCFG_LPMCHIDX_Msk

#define USB_OTG_GLPMCFG_LPMCHIDX_Msk   (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)

0x001E0000

◆ USB_OTG_GLPMCFG_LPMEN

#define USB_OTG_GLPMCFG_LPMEN   USB_OTG_GLPMCFG_LPMEN_Msk

LPM support enable

◆ USB_OTG_GLPMCFG_LPMEN_Msk

#define USB_OTG_GLPMCFG_LPMEN_Msk   (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)

0x00000001

◆ USB_OTG_GLPMCFG_LPMRCNT

#define USB_OTG_GLPMCFG_LPMRCNT   USB_OTG_GLPMCFG_LPMRCNT_Msk

LPM retry count

◆ USB_OTG_GLPMCFG_LPMRCNT_Msk

#define USB_OTG_GLPMCFG_LPMRCNT_Msk   (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)

0x00E00000

◆ USB_OTG_GLPMCFG_LPMRCNTSTS

#define USB_OTG_GLPMCFG_LPMRCNTSTS   USB_OTG_GLPMCFG_LPMRCNTSTS_Msk

LPM retry count status

◆ USB_OTG_GLPMCFG_LPMRCNTSTS_Msk

#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk   (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)

0x0E000000

◆ USB_OTG_GLPMCFG_LPMRSP

#define USB_OTG_GLPMCFG_LPMRSP   USB_OTG_GLPMCFG_LPMRSP_Msk

LPM response

◆ USB_OTG_GLPMCFG_LPMRSP_Msk

#define USB_OTG_GLPMCFG_LPMRSP_Msk   (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)

0x00006000

◆ USB_OTG_GLPMCFG_REMWAKE

#define USB_OTG_GLPMCFG_REMWAKE   USB_OTG_GLPMCFG_REMWAKE_Msk

bRemoteWake value received with last ACKed LPM Token

◆ USB_OTG_GLPMCFG_REMWAKE_Msk

#define USB_OTG_GLPMCFG_REMWAKE_Msk   (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)

0x00000040

◆ USB_OTG_GLPMCFG_SLPSTS

#define USB_OTG_GLPMCFG_SLPSTS   USB_OTG_GLPMCFG_SLPSTS_Msk

Port sleep status

◆ USB_OTG_GLPMCFG_SLPSTS_Msk

#define USB_OTG_GLPMCFG_SLPSTS_Msk   (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)

0x00008000

◆ USB_OTG_GLPMCFG_SNDLPM

#define USB_OTG_GLPMCFG_SNDLPM   USB_OTG_GLPMCFG_SNDLPM_Msk

Send LPM transaction

◆ USB_OTG_GLPMCFG_SNDLPM_Msk

#define USB_OTG_GLPMCFG_SNDLPM_Msk   (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)

0x01000000

◆ USB_OTG_GNPTXSTS_NPTQXSAV

#define USB_OTG_GNPTXSTS_NPTQXSAV   USB_OTG_GNPTXSTS_NPTQXSAV_Msk

Nonperiodic transmit request queue space available

◆ USB_OTG_GNPTXSTS_NPTQXSAV_0

#define USB_OTG_GNPTXSTS_NPTQXSAV_0   (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)

0x00010000

◆ USB_OTG_GNPTXSTS_NPTQXSAV_1

#define USB_OTG_GNPTXSTS_NPTQXSAV_1   (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)

0x00020000

◆ USB_OTG_GNPTXSTS_NPTQXSAV_2

#define USB_OTG_GNPTXSTS_NPTQXSAV_2   (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)

0x00040000

◆ USB_OTG_GNPTXSTS_NPTQXSAV_3

#define USB_OTG_GNPTXSTS_NPTQXSAV_3   (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)

0x00080000

◆ USB_OTG_GNPTXSTS_NPTQXSAV_4

#define USB_OTG_GNPTXSTS_NPTQXSAV_4   (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)

0x00100000

◆ USB_OTG_GNPTXSTS_NPTQXSAV_5

#define USB_OTG_GNPTXSTS_NPTQXSAV_5   (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)

0x00200000

◆ USB_OTG_GNPTXSTS_NPTQXSAV_6

#define USB_OTG_GNPTXSTS_NPTQXSAV_6   (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)

0x00400000

◆ USB_OTG_GNPTXSTS_NPTQXSAV_7

#define USB_OTG_GNPTXSTS_NPTQXSAV_7   (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)

0x00800000

◆ USB_OTG_GNPTXSTS_NPTQXSAV_Msk

#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk   (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)

0x00FF0000

◆ USB_OTG_GNPTXSTS_NPTXFSAV

#define USB_OTG_GNPTXSTS_NPTXFSAV   USB_OTG_GNPTXSTS_NPTXFSAV_Msk

Nonperiodic TxFIFO space available

◆ USB_OTG_GNPTXSTS_NPTXFSAV_Msk

#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk   (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)

0x0000FFFF

◆ USB_OTG_GNPTXSTS_NPTXQTOP

#define USB_OTG_GNPTXSTS_NPTXQTOP   USB_OTG_GNPTXSTS_NPTXQTOP_Msk

Top of the nonperiodic transmit request queue

◆ USB_OTG_GNPTXSTS_NPTXQTOP_0

#define USB_OTG_GNPTXSTS_NPTXQTOP_0   (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)

0x01000000

◆ USB_OTG_GNPTXSTS_NPTXQTOP_1

#define USB_OTG_GNPTXSTS_NPTXQTOP_1   (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)

0x02000000

◆ USB_OTG_GNPTXSTS_NPTXQTOP_2

#define USB_OTG_GNPTXSTS_NPTXQTOP_2   (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)

0x04000000

◆ USB_OTG_GNPTXSTS_NPTXQTOP_3

#define USB_OTG_GNPTXSTS_NPTXQTOP_3   (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)

0x08000000

◆ USB_OTG_GNPTXSTS_NPTXQTOP_4

#define USB_OTG_GNPTXSTS_NPTXQTOP_4   (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)

0x10000000

◆ USB_OTG_GNPTXSTS_NPTXQTOP_5

#define USB_OTG_GNPTXSTS_NPTXQTOP_5   (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)

0x20000000

◆ USB_OTG_GNPTXSTS_NPTXQTOP_6

#define USB_OTG_GNPTXSTS_NPTXQTOP_6   (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)

0x40000000

◆ USB_OTG_GNPTXSTS_NPTXQTOP_Msk

#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk   (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)

0x7F000000

◆ USB_OTG_GOTGCTL_ASVLD

#define USB_OTG_GOTGCTL_ASVLD   USB_OTG_GOTGCTL_ASVLD_Msk

A-session valid

◆ USB_OTG_GOTGCTL_ASVLD_Msk

#define USB_OTG_GOTGCTL_ASVLD_Msk   (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)

0x00040000

◆ USB_OTG_GOTGCTL_AVALOEN

#define USB_OTG_GOTGCTL_AVALOEN   USB_OTG_GOTGCTL_AVALOEN_Msk

A-peripheral session valid override enable

◆ USB_OTG_GOTGCTL_AVALOEN_Msk

#define USB_OTG_GOTGCTL_AVALOEN_Msk   (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)

0x00000010

◆ USB_OTG_GOTGCTL_AVALOVAL

#define USB_OTG_GOTGCTL_AVALOVAL   USB_OTG_GOTGCTL_AVALOVAL_Msk

A-peripheral session valid override value

◆ USB_OTG_GOTGCTL_AVALOVAL_Msk

#define USB_OTG_GOTGCTL_AVALOVAL_Msk   (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)

0x00000020

◆ USB_OTG_GOTGCTL_BSESVLD

#define USB_OTG_GOTGCTL_BSESVLD   USB_OTG_GOTGCTL_BSESVLD_Msk

B-session valid

◆ USB_OTG_GOTGCTL_BSESVLD_Msk

#define USB_OTG_GOTGCTL_BSESVLD_Msk   (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)

0x00080000

◆ USB_OTG_GOTGCTL_BVALOEN

#define USB_OTG_GOTGCTL_BVALOEN   USB_OTG_GOTGCTL_BVALOEN_Msk

B-peripheral session valid override enable

◆ USB_OTG_GOTGCTL_BVALOEN_Msk

#define USB_OTG_GOTGCTL_BVALOEN_Msk   (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)

0x00000040

◆ USB_OTG_GOTGCTL_BVALOVAL

#define USB_OTG_GOTGCTL_BVALOVAL   USB_OTG_GOTGCTL_BVALOVAL_Msk

B-peripheral session valid override value

◆ USB_OTG_GOTGCTL_BVALOVAL_Msk

#define USB_OTG_GOTGCTL_BVALOVAL_Msk   (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)

0x00000080

◆ USB_OTG_GOTGCTL_CIDSTS

#define USB_OTG_GOTGCTL_CIDSTS   USB_OTG_GOTGCTL_CIDSTS_Msk

Connector ID status

◆ USB_OTG_GOTGCTL_CIDSTS_Msk

#define USB_OTG_GOTGCTL_CIDSTS_Msk   (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)

0x00010000

◆ USB_OTG_GOTGCTL_DBCT

#define USB_OTG_GOTGCTL_DBCT   USB_OTG_GOTGCTL_DBCT_Msk

Long/short debounce time

◆ USB_OTG_GOTGCTL_DBCT_Msk

#define USB_OTG_GOTGCTL_DBCT_Msk   (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)

0x00020000

◆ USB_OTG_GOTGCTL_DHNPEN

#define USB_OTG_GOTGCTL_DHNPEN   USB_OTG_GOTGCTL_DHNPEN_Msk

Device HNP enabled

◆ USB_OTG_GOTGCTL_DHNPEN_Msk

#define USB_OTG_GOTGCTL_DHNPEN_Msk   (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)

0x00000800

◆ USB_OTG_GOTGCTL_EHEN

#define USB_OTG_GOTGCTL_EHEN   USB_OTG_GOTGCTL_EHEN_Msk

Embedded host enable

◆ USB_OTG_GOTGCTL_EHEN_Msk

#define USB_OTG_GOTGCTL_EHEN_Msk   (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)

0x00001000

◆ USB_OTG_GOTGCTL_HNGSCS

#define USB_OTG_GOTGCTL_HNGSCS   USB_OTG_GOTGCTL_HNGSCS_Msk

Host set HNP enable

◆ USB_OTG_GOTGCTL_HNGSCS_Msk

#define USB_OTG_GOTGCTL_HNGSCS_Msk   (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)

0x00000100

◆ USB_OTG_GOTGCTL_HNPRQ

#define USB_OTG_GOTGCTL_HNPRQ   USB_OTG_GOTGCTL_HNPRQ_Msk

HNP request

◆ USB_OTG_GOTGCTL_HNPRQ_Msk

#define USB_OTG_GOTGCTL_HNPRQ_Msk   (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)

0x00000200

◆ USB_OTG_GOTGCTL_HSHNPEN

#define USB_OTG_GOTGCTL_HSHNPEN   USB_OTG_GOTGCTL_HSHNPEN_Msk

Host set HNP enable

◆ USB_OTG_GOTGCTL_HSHNPEN_Msk

#define USB_OTG_GOTGCTL_HSHNPEN_Msk   (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)

0x00000400

◆ USB_OTG_GOTGCTL_OTGVER

#define USB_OTG_GOTGCTL_OTGVER   USB_OTG_GOTGCTL_OTGVER_Msk

OTG version

◆ USB_OTG_GOTGCTL_OTGVER_Msk

#define USB_OTG_GOTGCTL_OTGVER_Msk   (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos)

0x00100000

◆ USB_OTG_GOTGCTL_SRQ

#define USB_OTG_GOTGCTL_SRQ   USB_OTG_GOTGCTL_SRQ_Msk

Session request

◆ USB_OTG_GOTGCTL_SRQ_Msk

#define USB_OTG_GOTGCTL_SRQ_Msk   (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)

0x00000002

◆ USB_OTG_GOTGCTL_SRQSCS

#define USB_OTG_GOTGCTL_SRQSCS   USB_OTG_GOTGCTL_SRQSCS_Msk

Session request success

◆ USB_OTG_GOTGCTL_SRQSCS_Msk

#define USB_OTG_GOTGCTL_SRQSCS_Msk   (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)

0x00000001

◆ USB_OTG_GOTGCTL_VBVALOEN

#define USB_OTG_GOTGCTL_VBVALOEN   USB_OTG_GOTGCTL_VBVALOEN_Msk

VBUS valid override enable

◆ USB_OTG_GOTGCTL_VBVALOEN_Msk

#define USB_OTG_GOTGCTL_VBVALOEN_Msk   (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)

0x00000004

◆ USB_OTG_GOTGCTL_VBVALOVAL

#define USB_OTG_GOTGCTL_VBVALOVAL   USB_OTG_GOTGCTL_VBVALOVAL_Msk

VBUS valid override value

◆ USB_OTG_GOTGCTL_VBVALOVAL_Msk

#define USB_OTG_GOTGCTL_VBVALOVAL_Msk   (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)

0x00000008

◆ USB_OTG_GOTGINT_ADTOCHG

#define USB_OTG_GOTGINT_ADTOCHG   USB_OTG_GOTGINT_ADTOCHG_Msk

A-device timeout change

◆ USB_OTG_GOTGINT_ADTOCHG_Msk

#define USB_OTG_GOTGINT_ADTOCHG_Msk   (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)

0x00040000

◆ USB_OTG_GOTGINT_DBCDNE

#define USB_OTG_GOTGINT_DBCDNE   USB_OTG_GOTGINT_DBCDNE_Msk

Debounce done

◆ USB_OTG_GOTGINT_DBCDNE_Msk

#define USB_OTG_GOTGINT_DBCDNE_Msk   (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)

0x00080000

◆ USB_OTG_GOTGINT_HNGDET

#define USB_OTG_GOTGINT_HNGDET   USB_OTG_GOTGINT_HNGDET_Msk

Host negotiation detected

◆ USB_OTG_GOTGINT_HNGDET_Msk

#define USB_OTG_GOTGINT_HNGDET_Msk   (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)

0x00020000

◆ USB_OTG_GOTGINT_HNSSCHG

#define USB_OTG_GOTGINT_HNSSCHG   USB_OTG_GOTGINT_HNSSCHG_Msk

Host negotiation success status change

◆ USB_OTG_GOTGINT_HNSSCHG_Msk

#define USB_OTG_GOTGINT_HNSSCHG_Msk   (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)

0x00000200

◆ USB_OTG_GOTGINT_IDCHNG

#define USB_OTG_GOTGINT_IDCHNG   USB_OTG_GOTGINT_IDCHNG_Msk

Change in ID pin input value

◆ USB_OTG_GOTGINT_IDCHNG_Msk

#define USB_OTG_GOTGINT_IDCHNG_Msk   (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos)

0x00100000

◆ USB_OTG_GOTGINT_SEDET

#define USB_OTG_GOTGINT_SEDET   USB_OTG_GOTGINT_SEDET_Msk

Session end detected

◆ USB_OTG_GOTGINT_SEDET_Msk

#define USB_OTG_GOTGINT_SEDET_Msk   (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)

0x00000004

◆ USB_OTG_GOTGINT_SRSSCHG

#define USB_OTG_GOTGINT_SRSSCHG   USB_OTG_GOTGINT_SRSSCHG_Msk

Session request success status change

◆ USB_OTG_GOTGINT_SRSSCHG_Msk

#define USB_OTG_GOTGINT_SRSSCHG_Msk   (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)

0x00000100

◆ USB_OTG_GRSTCTL_AHBIDL

#define USB_OTG_GRSTCTL_AHBIDL   USB_OTG_GRSTCTL_AHBIDL_Msk

AHB master idle

◆ USB_OTG_GRSTCTL_AHBIDL_Msk

#define USB_OTG_GRSTCTL_AHBIDL_Msk   (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)

0x80000000

◆ USB_OTG_GRSTCTL_CSRST

#define USB_OTG_GRSTCTL_CSRST   USB_OTG_GRSTCTL_CSRST_Msk

Core soft reset

◆ USB_OTG_GRSTCTL_CSRST_Msk

#define USB_OTG_GRSTCTL_CSRST_Msk   (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)

0x00000001

◆ USB_OTG_GRSTCTL_DMAREQ

#define USB_OTG_GRSTCTL_DMAREQ   USB_OTG_GRSTCTL_DMAREQ_Msk

DMA request signal

◆ USB_OTG_GRSTCTL_DMAREQ_Msk

#define USB_OTG_GRSTCTL_DMAREQ_Msk   (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)

0x40000000

◆ USB_OTG_GRSTCTL_FCRST

#define USB_OTG_GRSTCTL_FCRST   USB_OTG_GRSTCTL_FCRST_Msk

Host frame counter reset

◆ USB_OTG_GRSTCTL_FCRST_Msk

#define USB_OTG_GRSTCTL_FCRST_Msk   (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)

0x00000004

◆ USB_OTG_GRSTCTL_HSRST

#define USB_OTG_GRSTCTL_HSRST   USB_OTG_GRSTCTL_HSRST_Msk

HCLK soft reset

◆ USB_OTG_GRSTCTL_HSRST_Msk

#define USB_OTG_GRSTCTL_HSRST_Msk   (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)

0x00000002

◆ USB_OTG_GRSTCTL_RXFFLSH

#define USB_OTG_GRSTCTL_RXFFLSH   USB_OTG_GRSTCTL_RXFFLSH_Msk

RxFIFO flush

◆ USB_OTG_GRSTCTL_RXFFLSH_Msk

#define USB_OTG_GRSTCTL_RXFFLSH_Msk   (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)

0x00000010

◆ USB_OTG_GRSTCTL_TXFFLSH

#define USB_OTG_GRSTCTL_TXFFLSH   USB_OTG_GRSTCTL_TXFFLSH_Msk

TxFIFO flush

◆ USB_OTG_GRSTCTL_TXFFLSH_Msk

#define USB_OTG_GRSTCTL_TXFFLSH_Msk   (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)

0x00000020

◆ USB_OTG_GRSTCTL_TXFNUM

#define USB_OTG_GRSTCTL_TXFNUM   USB_OTG_GRSTCTL_TXFNUM_Msk

TxFIFO number

◆ USB_OTG_GRSTCTL_TXFNUM_0

#define USB_OTG_GRSTCTL_TXFNUM_0   (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)

0x00000040

◆ USB_OTG_GRSTCTL_TXFNUM_1

#define USB_OTG_GRSTCTL_TXFNUM_1   (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)

0x00000080

◆ USB_OTG_GRSTCTL_TXFNUM_2

#define USB_OTG_GRSTCTL_TXFNUM_2   (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)

0x00000100

◆ USB_OTG_GRSTCTL_TXFNUM_3

#define USB_OTG_GRSTCTL_TXFNUM_3   (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)

0x00000200

◆ USB_OTG_GRSTCTL_TXFNUM_4

#define USB_OTG_GRSTCTL_TXFNUM_4   (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)

0x00000400

◆ USB_OTG_GRSTCTL_TXFNUM_Msk

#define USB_OTG_GRSTCTL_TXFNUM_Msk   (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)

0x000007C0

◆ USB_OTG_GRXFSIZ_RXFD

#define USB_OTG_GRXFSIZ_RXFD   USB_OTG_GRXFSIZ_RXFD_Msk

RxFIFO depth

◆ USB_OTG_GRXFSIZ_RXFD_Msk

#define USB_OTG_GRXFSIZ_RXFD_Msk   (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)

0x0000FFFF

◆ USB_OTG_GRXSTSP_BCNT

#define USB_OTG_GRXSTSP_BCNT   USB_OTG_GRXSTSP_BCNT_Msk

OUT EP interrupt mask bits

◆ USB_OTG_GRXSTSP_BCNT_Msk

#define USB_OTG_GRXSTSP_BCNT_Msk   (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)

0x00007FF0

◆ USB_OTG_GRXSTSP_DPID

#define USB_OTG_GRXSTSP_DPID   USB_OTG_GRXSTSP_DPID_Msk

OUT EP interrupt mask bits

◆ USB_OTG_GRXSTSP_DPID_Msk

#define USB_OTG_GRXSTSP_DPID_Msk   (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)

0x00018000

◆ USB_OTG_GRXSTSP_EPNUM

#define USB_OTG_GRXSTSP_EPNUM   USB_OTG_GRXSTSP_EPNUM_Msk

IN EP interrupt mask bits

◆ USB_OTG_GRXSTSP_EPNUM_Msk

#define USB_OTG_GRXSTSP_EPNUM_Msk   (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)

0x0000000F

◆ USB_OTG_GRXSTSP_PKTSTS

#define USB_OTG_GRXSTSP_PKTSTS   USB_OTG_GRXSTSP_PKTSTS_Msk

OUT EP interrupt mask bits

◆ USB_OTG_GRXSTSP_PKTSTS_Msk

#define USB_OTG_GRXSTSP_PKTSTS_Msk   (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)

0x001E0000

◆ USB_OTG_GUSBCFG_CTXPKT

#define USB_OTG_GUSBCFG_CTXPKT   USB_OTG_GUSBCFG_CTXPKT_Msk

Corrupt Tx packet

◆ USB_OTG_GUSBCFG_CTXPKT_Msk

#define USB_OTG_GUSBCFG_CTXPKT_Msk   (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)

0x80000000

◆ USB_OTG_GUSBCFG_FDMOD

#define USB_OTG_GUSBCFG_FDMOD   USB_OTG_GUSBCFG_FDMOD_Msk

Forced peripheral mode

◆ USB_OTG_GUSBCFG_FDMOD_Msk

#define USB_OTG_GUSBCFG_FDMOD_Msk   (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)

0x40000000

◆ USB_OTG_GUSBCFG_FHMOD

#define USB_OTG_GUSBCFG_FHMOD   USB_OTG_GUSBCFG_FHMOD_Msk

Forced host mode

◆ USB_OTG_GUSBCFG_FHMOD_Msk

#define USB_OTG_GUSBCFG_FHMOD_Msk   (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)

0x20000000

◆ USB_OTG_GUSBCFG_HNPCAP

#define USB_OTG_GUSBCFG_HNPCAP   USB_OTG_GUSBCFG_HNPCAP_Msk

HNP-capable

◆ USB_OTG_GUSBCFG_HNPCAP_Msk

#define USB_OTG_GUSBCFG_HNPCAP_Msk   (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)

0x00000200

◆ USB_OTG_GUSBCFG_PCCI

#define USB_OTG_GUSBCFG_PCCI   USB_OTG_GUSBCFG_PCCI_Msk

Indicator complement

◆ USB_OTG_GUSBCFG_PCCI_Msk

#define USB_OTG_GUSBCFG_PCCI_Msk   (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)

0x00800000

◆ USB_OTG_GUSBCFG_PHYLPCS

#define USB_OTG_GUSBCFG_PHYLPCS   USB_OTG_GUSBCFG_PHYLPCS_Msk

PHY Low-power clock select

◆ USB_OTG_GUSBCFG_PHYLPCS_Msk

#define USB_OTG_GUSBCFG_PHYLPCS_Msk   (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)

0x00008000

◆ USB_OTG_GUSBCFG_PHYSEL

#define USB_OTG_GUSBCFG_PHYSEL   USB_OTG_GUSBCFG_PHYSEL_Msk

USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select

◆ USB_OTG_GUSBCFG_PHYSEL_Msk

#define USB_OTG_GUSBCFG_PHYSEL_Msk   (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)

0x00000040

◆ USB_OTG_GUSBCFG_PTCI

#define USB_OTG_GUSBCFG_PTCI   USB_OTG_GUSBCFG_PTCI_Msk

Indicator pass through

◆ USB_OTG_GUSBCFG_PTCI_Msk

#define USB_OTG_GUSBCFG_PTCI_Msk   (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)

0x01000000

◆ USB_OTG_GUSBCFG_SRPCAP

#define USB_OTG_GUSBCFG_SRPCAP   USB_OTG_GUSBCFG_SRPCAP_Msk

SRP-capable

◆ USB_OTG_GUSBCFG_SRPCAP_Msk

#define USB_OTG_GUSBCFG_SRPCAP_Msk   (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)

0x00000100

◆ USB_OTG_GUSBCFG_TOCAL

#define USB_OTG_GUSBCFG_TOCAL   USB_OTG_GUSBCFG_TOCAL_Msk

FS timeout calibration

◆ USB_OTG_GUSBCFG_TOCAL_0

#define USB_OTG_GUSBCFG_TOCAL_0   (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)

0x00000001

◆ USB_OTG_GUSBCFG_TOCAL_1

#define USB_OTG_GUSBCFG_TOCAL_1   (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)

0x00000002

◆ USB_OTG_GUSBCFG_TOCAL_2

#define USB_OTG_GUSBCFG_TOCAL_2   (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)

0x00000004

◆ USB_OTG_GUSBCFG_TOCAL_Msk

#define USB_OTG_GUSBCFG_TOCAL_Msk   (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)

0x00000007

◆ USB_OTG_GUSBCFG_TRDT

#define USB_OTG_GUSBCFG_TRDT   USB_OTG_GUSBCFG_TRDT_Msk

USB turnaround time

◆ USB_OTG_GUSBCFG_TRDT_0

#define USB_OTG_GUSBCFG_TRDT_0   (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)

0x00000400

◆ USB_OTG_GUSBCFG_TRDT_1

#define USB_OTG_GUSBCFG_TRDT_1   (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)

0x00000800

◆ USB_OTG_GUSBCFG_TRDT_2

#define USB_OTG_GUSBCFG_TRDT_2   (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)

0x00001000

◆ USB_OTG_GUSBCFG_TRDT_3

#define USB_OTG_GUSBCFG_TRDT_3   (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)

0x00002000

◆ USB_OTG_GUSBCFG_TRDT_Msk

#define USB_OTG_GUSBCFG_TRDT_Msk   (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)

0x00003C00

◆ USB_OTG_GUSBCFG_TSDPS

#define USB_OTG_GUSBCFG_TSDPS   USB_OTG_GUSBCFG_TSDPS_Msk

TermSel DLine pulsing selection

◆ USB_OTG_GUSBCFG_TSDPS_Msk

#define USB_OTG_GUSBCFG_TSDPS_Msk   (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)

0x00400000

◆ USB_OTG_GUSBCFG_ULPIAR

#define USB_OTG_GUSBCFG_ULPIAR   USB_OTG_GUSBCFG_ULPIAR_Msk

ULPI Auto-resume

◆ USB_OTG_GUSBCFG_ULPIAR_Msk

#define USB_OTG_GUSBCFG_ULPIAR_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)

0x00040000

◆ USB_OTG_GUSBCFG_ULPICSM

#define USB_OTG_GUSBCFG_ULPICSM   USB_OTG_GUSBCFG_ULPICSM_Msk

ULPI Clock SuspendM

◆ USB_OTG_GUSBCFG_ULPICSM_Msk

#define USB_OTG_GUSBCFG_ULPICSM_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)

0x00080000

◆ USB_OTG_GUSBCFG_ULPIEVBUSD

#define USB_OTG_GUSBCFG_ULPIEVBUSD   USB_OTG_GUSBCFG_ULPIEVBUSD_Msk

ULPI External VBUS Drive

◆ USB_OTG_GUSBCFG_ULPIEVBUSD_Msk

#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)

0x00100000

◆ USB_OTG_GUSBCFG_ULPIEVBUSI

#define USB_OTG_GUSBCFG_ULPIEVBUSI   USB_OTG_GUSBCFG_ULPIEVBUSI_Msk

ULPI external VBUS indicator

◆ USB_OTG_GUSBCFG_ULPIEVBUSI_Msk

#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)

0x00200000

◆ USB_OTG_GUSBCFG_ULPIFSLS

#define USB_OTG_GUSBCFG_ULPIFSLS   USB_OTG_GUSBCFG_ULPIFSLS_Msk

ULPI FS/LS select

◆ USB_OTG_GUSBCFG_ULPIFSLS_Msk

#define USB_OTG_GUSBCFG_ULPIFSLS_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)

0x00020000

◆ USB_OTG_GUSBCFG_ULPIIPD

#define USB_OTG_GUSBCFG_ULPIIPD   USB_OTG_GUSBCFG_ULPIIPD_Msk

ULPI interface protect disable

◆ USB_OTG_GUSBCFG_ULPIIPD_Msk

#define USB_OTG_GUSBCFG_ULPIIPD_Msk   (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)

0x02000000

◆ USB_OTG_HAINT_HAINT

#define USB_OTG_HAINT_HAINT   USB_OTG_HAINT_HAINT_Msk

Channel interrupts

◆ USB_OTG_HAINT_HAINT_Msk

#define USB_OTG_HAINT_HAINT_Msk   (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)

0x0000FFFF

◆ USB_OTG_HAINTMSK_HAINTM

#define USB_OTG_HAINTMSK_HAINTM   USB_OTG_HAINTMSK_HAINTM_Msk

Channel interrupt mask

◆ USB_OTG_HAINTMSK_HAINTM_Msk

#define USB_OTG_HAINTMSK_HAINTM_Msk   (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)

0x0000FFFF

◆ USB_OTG_HCCHAR_CHDIS

#define USB_OTG_HCCHAR_CHDIS   USB_OTG_HCCHAR_CHDIS_Msk

Channel disable

◆ USB_OTG_HCCHAR_CHDIS_Msk

#define USB_OTG_HCCHAR_CHDIS_Msk   (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)

0x40000000

◆ USB_OTG_HCCHAR_CHENA

#define USB_OTG_HCCHAR_CHENA   USB_OTG_HCCHAR_CHENA_Msk

Channel enable

◆ USB_OTG_HCCHAR_CHENA_Msk

#define USB_OTG_HCCHAR_CHENA_Msk   (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)

0x80000000

◆ USB_OTG_HCCHAR_DAD

#define USB_OTG_HCCHAR_DAD   USB_OTG_HCCHAR_DAD_Msk

Device address

◆ USB_OTG_HCCHAR_DAD_0

#define USB_OTG_HCCHAR_DAD_0   (0x01UL << USB_OTG_HCCHAR_DAD_Pos)

0x00400000

◆ USB_OTG_HCCHAR_DAD_1

#define USB_OTG_HCCHAR_DAD_1   (0x02UL << USB_OTG_HCCHAR_DAD_Pos)

0x00800000

◆ USB_OTG_HCCHAR_DAD_2

#define USB_OTG_HCCHAR_DAD_2   (0x04UL << USB_OTG_HCCHAR_DAD_Pos)

0x01000000

◆ USB_OTG_HCCHAR_DAD_3

#define USB_OTG_HCCHAR_DAD_3   (0x08UL << USB_OTG_HCCHAR_DAD_Pos)

0x02000000

◆ USB_OTG_HCCHAR_DAD_4

#define USB_OTG_HCCHAR_DAD_4   (0x10UL << USB_OTG_HCCHAR_DAD_Pos)

0x04000000

◆ USB_OTG_HCCHAR_DAD_5

#define USB_OTG_HCCHAR_DAD_5   (0x20UL << USB_OTG_HCCHAR_DAD_Pos)

0x08000000

◆ USB_OTG_HCCHAR_DAD_6

#define USB_OTG_HCCHAR_DAD_6   (0x40UL << USB_OTG_HCCHAR_DAD_Pos)

0x10000000

◆ USB_OTG_HCCHAR_DAD_Msk

#define USB_OTG_HCCHAR_DAD_Msk   (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)

0x1FC00000

◆ USB_OTG_HCCHAR_EPDIR

#define USB_OTG_HCCHAR_EPDIR   USB_OTG_HCCHAR_EPDIR_Msk

Endpoint direction

◆ USB_OTG_HCCHAR_EPDIR_Msk

#define USB_OTG_HCCHAR_EPDIR_Msk   (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)

0x00008000

◆ USB_OTG_HCCHAR_EPNUM

#define USB_OTG_HCCHAR_EPNUM   USB_OTG_HCCHAR_EPNUM_Msk

Endpoint number

◆ USB_OTG_HCCHAR_EPNUM_0

#define USB_OTG_HCCHAR_EPNUM_0   (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)

0x00000800

◆ USB_OTG_HCCHAR_EPNUM_1

#define USB_OTG_HCCHAR_EPNUM_1   (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)

0x00001000

◆ USB_OTG_HCCHAR_EPNUM_2

#define USB_OTG_HCCHAR_EPNUM_2   (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)

0x00002000

◆ USB_OTG_HCCHAR_EPNUM_3

#define USB_OTG_HCCHAR_EPNUM_3   (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)

0x00004000

◆ USB_OTG_HCCHAR_EPNUM_Msk

#define USB_OTG_HCCHAR_EPNUM_Msk   (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)

0x00007800

◆ USB_OTG_HCCHAR_EPTYP

#define USB_OTG_HCCHAR_EPTYP   USB_OTG_HCCHAR_EPTYP_Msk

Endpoint type

◆ USB_OTG_HCCHAR_EPTYP_0

#define USB_OTG_HCCHAR_EPTYP_0   (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)

0x00040000

◆ USB_OTG_HCCHAR_EPTYP_1

#define USB_OTG_HCCHAR_EPTYP_1   (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)

0x00080000

◆ USB_OTG_HCCHAR_EPTYP_Msk

#define USB_OTG_HCCHAR_EPTYP_Msk   (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)

0x000C0000

◆ USB_OTG_HCCHAR_LSDEV

#define USB_OTG_HCCHAR_LSDEV   USB_OTG_HCCHAR_LSDEV_Msk

Low-speed device

◆ USB_OTG_HCCHAR_LSDEV_Msk

#define USB_OTG_HCCHAR_LSDEV_Msk   (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)

0x00020000

◆ USB_OTG_HCCHAR_MC

#define USB_OTG_HCCHAR_MC   USB_OTG_HCCHAR_MC_Msk

Multi Count (MC) / Error Count (EC)

◆ USB_OTG_HCCHAR_MC_0

#define USB_OTG_HCCHAR_MC_0   (0x1UL << USB_OTG_HCCHAR_MC_Pos)

0x00100000

◆ USB_OTG_HCCHAR_MC_1

#define USB_OTG_HCCHAR_MC_1   (0x2UL << USB_OTG_HCCHAR_MC_Pos)

0x00200000

◆ USB_OTG_HCCHAR_MC_Msk

#define USB_OTG_HCCHAR_MC_Msk   (0x3UL << USB_OTG_HCCHAR_MC_Pos)

0x00300000

◆ USB_OTG_HCCHAR_MPSIZ

#define USB_OTG_HCCHAR_MPSIZ   USB_OTG_HCCHAR_MPSIZ_Msk

Maximum packet size

◆ USB_OTG_HCCHAR_MPSIZ_Msk

#define USB_OTG_HCCHAR_MPSIZ_Msk   (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)

0x000007FF

◆ USB_OTG_HCCHAR_ODDFRM

#define USB_OTG_HCCHAR_ODDFRM   USB_OTG_HCCHAR_ODDFRM_Msk

Odd frame

◆ USB_OTG_HCCHAR_ODDFRM_Msk

#define USB_OTG_HCCHAR_ODDFRM_Msk   (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)

0x20000000

◆ USB_OTG_HCDMA_DMAADDR

#define USB_OTG_HCDMA_DMAADDR   USB_OTG_HCDMA_DMAADDR_Msk

DMA address

◆ USB_OTG_HCDMA_DMAADDR_Msk

#define USB_OTG_HCDMA_DMAADDR_Msk   (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)

0xFFFFFFFF

◆ USB_OTG_HCFG_FSLSPCS

#define USB_OTG_HCFG_FSLSPCS   USB_OTG_HCFG_FSLSPCS_Msk

FS/LS PHY clock select

◆ USB_OTG_HCFG_FSLSPCS_0

#define USB_OTG_HCFG_FSLSPCS_0   (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)

0x00000001

◆ USB_OTG_HCFG_FSLSPCS_1

#define USB_OTG_HCFG_FSLSPCS_1   (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)

0x00000002

◆ USB_OTG_HCFG_FSLSPCS_Msk

#define USB_OTG_HCFG_FSLSPCS_Msk   (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)

0x00000003

◆ USB_OTG_HCFG_FSLSS

#define USB_OTG_HCFG_FSLSS   USB_OTG_HCFG_FSLSS_Msk

FS- and LS-only support

◆ USB_OTG_HCFG_FSLSS_Msk

#define USB_OTG_HCFG_FSLSS_Msk   (0x1UL << USB_OTG_HCFG_FSLSS_Pos)

0x00000004

◆ USB_OTG_HCINT_ACK

#define USB_OTG_HCINT_ACK   USB_OTG_HCINT_ACK_Msk

ACK response received/transmitted interrupt

◆ USB_OTG_HCINT_ACK_Msk

#define USB_OTG_HCINT_ACK_Msk   (0x1UL << USB_OTG_HCINT_ACK_Pos)

0x00000020

◆ USB_OTG_HCINT_AHBERR

#define USB_OTG_HCINT_AHBERR   USB_OTG_HCINT_AHBERR_Msk

AHB error

◆ USB_OTG_HCINT_AHBERR_Msk

#define USB_OTG_HCINT_AHBERR_Msk   (0x1UL << USB_OTG_HCINT_AHBERR_Pos)

0x00000004

◆ USB_OTG_HCINT_BBERR

#define USB_OTG_HCINT_BBERR   USB_OTG_HCINT_BBERR_Msk

Babble error

◆ USB_OTG_HCINT_BBERR_Msk

#define USB_OTG_HCINT_BBERR_Msk   (0x1UL << USB_OTG_HCINT_BBERR_Pos)

0x00000100

◆ USB_OTG_HCINT_CHH

#define USB_OTG_HCINT_CHH   USB_OTG_HCINT_CHH_Msk

Channel halted

◆ USB_OTG_HCINT_CHH_Msk

#define USB_OTG_HCINT_CHH_Msk   (0x1UL << USB_OTG_HCINT_CHH_Pos)

0x00000002

◆ USB_OTG_HCINT_DTERR

#define USB_OTG_HCINT_DTERR   USB_OTG_HCINT_DTERR_Msk

Data toggle error

◆ USB_OTG_HCINT_DTERR_Msk

#define USB_OTG_HCINT_DTERR_Msk   (0x1UL << USB_OTG_HCINT_DTERR_Pos)

0x00000400

◆ USB_OTG_HCINT_FRMOR

#define USB_OTG_HCINT_FRMOR   USB_OTG_HCINT_FRMOR_Msk

Frame overrun

◆ USB_OTG_HCINT_FRMOR_Msk

#define USB_OTG_HCINT_FRMOR_Msk   (0x1UL << USB_OTG_HCINT_FRMOR_Pos)

0x00000200

◆ USB_OTG_HCINT_NAK

#define USB_OTG_HCINT_NAK   USB_OTG_HCINT_NAK_Msk

NAK response received interrupt

◆ USB_OTG_HCINT_NAK_Msk

#define USB_OTG_HCINT_NAK_Msk   (0x1UL << USB_OTG_HCINT_NAK_Pos)

0x00000010

◆ USB_OTG_HCINT_NYET

#define USB_OTG_HCINT_NYET   USB_OTG_HCINT_NYET_Msk

Response received interrupt

◆ USB_OTG_HCINT_NYET_Msk

#define USB_OTG_HCINT_NYET_Msk   (0x1UL << USB_OTG_HCINT_NYET_Pos)

0x00000040

◆ USB_OTG_HCINT_STALL

#define USB_OTG_HCINT_STALL   USB_OTG_HCINT_STALL_Msk

STALL response received interrupt

◆ USB_OTG_HCINT_STALL_Msk

#define USB_OTG_HCINT_STALL_Msk   (0x1UL << USB_OTG_HCINT_STALL_Pos)

0x00000008

◆ USB_OTG_HCINT_TXERR

#define USB_OTG_HCINT_TXERR   USB_OTG_HCINT_TXERR_Msk

Transaction error

◆ USB_OTG_HCINT_TXERR_Msk

#define USB_OTG_HCINT_TXERR_Msk   (0x1UL << USB_OTG_HCINT_TXERR_Pos)

0x00000080

◆ USB_OTG_HCINT_XFRC

#define USB_OTG_HCINT_XFRC   USB_OTG_HCINT_XFRC_Msk

Transfer completed

◆ USB_OTG_HCINT_XFRC_Msk

#define USB_OTG_HCINT_XFRC_Msk   (0x1UL << USB_OTG_HCINT_XFRC_Pos)

0x00000001

◆ USB_OTG_HCINTMSK_ACKM

#define USB_OTG_HCINTMSK_ACKM   USB_OTG_HCINTMSK_ACKM_Msk

ACK response received/transmitted interrupt mask

◆ USB_OTG_HCINTMSK_ACKM_Msk

#define USB_OTG_HCINTMSK_ACKM_Msk   (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)

0x00000020

◆ USB_OTG_HCINTMSK_AHBERR

#define USB_OTG_HCINTMSK_AHBERR   USB_OTG_HCINTMSK_AHBERR_Msk

AHB error

◆ USB_OTG_HCINTMSK_AHBERR_Msk

#define USB_OTG_HCINTMSK_AHBERR_Msk   (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)

0x00000004

◆ USB_OTG_HCINTMSK_BBERRM

#define USB_OTG_HCINTMSK_BBERRM   USB_OTG_HCINTMSK_BBERRM_Msk

Babble error mask

◆ USB_OTG_HCINTMSK_BBERRM_Msk

#define USB_OTG_HCINTMSK_BBERRM_Msk   (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)

0x00000100

◆ USB_OTG_HCINTMSK_CHHM

#define USB_OTG_HCINTMSK_CHHM   USB_OTG_HCINTMSK_CHHM_Msk

Channel halted mask

◆ USB_OTG_HCINTMSK_CHHM_Msk

#define USB_OTG_HCINTMSK_CHHM_Msk   (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)

0x00000002

◆ USB_OTG_HCINTMSK_DTERRM

#define USB_OTG_HCINTMSK_DTERRM   USB_OTG_HCINTMSK_DTERRM_Msk

Data toggle error mask

◆ USB_OTG_HCINTMSK_DTERRM_Msk

#define USB_OTG_HCINTMSK_DTERRM_Msk   (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)

0x00000400

◆ USB_OTG_HCINTMSK_FRMORM

#define USB_OTG_HCINTMSK_FRMORM   USB_OTG_HCINTMSK_FRMORM_Msk

Frame overrun mask

◆ USB_OTG_HCINTMSK_FRMORM_Msk

#define USB_OTG_HCINTMSK_FRMORM_Msk   (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)

0x00000200

◆ USB_OTG_HCINTMSK_NAKM

#define USB_OTG_HCINTMSK_NAKM   USB_OTG_HCINTMSK_NAKM_Msk

NAK response received interrupt mask

◆ USB_OTG_HCINTMSK_NAKM_Msk

#define USB_OTG_HCINTMSK_NAKM_Msk   (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)

0x00000010

◆ USB_OTG_HCINTMSK_NYET

#define USB_OTG_HCINTMSK_NYET   USB_OTG_HCINTMSK_NYET_Msk

response received interrupt mask

◆ USB_OTG_HCINTMSK_NYET_Msk

#define USB_OTG_HCINTMSK_NYET_Msk   (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)

0x00000040

◆ USB_OTG_HCINTMSK_STALLM

#define USB_OTG_HCINTMSK_STALLM   USB_OTG_HCINTMSK_STALLM_Msk

STALL response received interrupt mask

◆ USB_OTG_HCINTMSK_STALLM_Msk

#define USB_OTG_HCINTMSK_STALLM_Msk   (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)

0x00000008

◆ USB_OTG_HCINTMSK_TXERRM

#define USB_OTG_HCINTMSK_TXERRM   USB_OTG_HCINTMSK_TXERRM_Msk

Transaction error mask

◆ USB_OTG_HCINTMSK_TXERRM_Msk

#define USB_OTG_HCINTMSK_TXERRM_Msk   (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)

0x00000080

◆ USB_OTG_HCINTMSK_XFRCM

#define USB_OTG_HCINTMSK_XFRCM   USB_OTG_HCINTMSK_XFRCM_Msk

Transfer completed mask

◆ USB_OTG_HCINTMSK_XFRCM_Msk

#define USB_OTG_HCINTMSK_XFRCM_Msk   (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)

0x00000001

◆ USB_OTG_HCSPLT_COMPLSPLT

#define USB_OTG_HCSPLT_COMPLSPLT   USB_OTG_HCSPLT_COMPLSPLT_Msk

Do complete split

◆ USB_OTG_HCSPLT_COMPLSPLT_Msk

#define USB_OTG_HCSPLT_COMPLSPLT_Msk   (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)

0x00010000

◆ USB_OTG_HCSPLT_HUBADDR

#define USB_OTG_HCSPLT_HUBADDR   USB_OTG_HCSPLT_HUBADDR_Msk

Hub address

◆ USB_OTG_HCSPLT_HUBADDR_0

#define USB_OTG_HCSPLT_HUBADDR_0   (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)

0x00000080

◆ USB_OTG_HCSPLT_HUBADDR_1

#define USB_OTG_HCSPLT_HUBADDR_1   (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)

0x00000100

◆ USB_OTG_HCSPLT_HUBADDR_2

#define USB_OTG_HCSPLT_HUBADDR_2   (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)

0x00000200

◆ USB_OTG_HCSPLT_HUBADDR_3

#define USB_OTG_HCSPLT_HUBADDR_3   (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)

0x00000400

◆ USB_OTG_HCSPLT_HUBADDR_4

#define USB_OTG_HCSPLT_HUBADDR_4   (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)

0x00000800

◆ USB_OTG_HCSPLT_HUBADDR_5

#define USB_OTG_HCSPLT_HUBADDR_5   (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)

0x00001000

◆ USB_OTG_HCSPLT_HUBADDR_6

#define USB_OTG_HCSPLT_HUBADDR_6   (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)

0x00002000

◆ USB_OTG_HCSPLT_HUBADDR_Msk

#define USB_OTG_HCSPLT_HUBADDR_Msk   (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)

0x00003F80

◆ USB_OTG_HCSPLT_PRTADDR

#define USB_OTG_HCSPLT_PRTADDR   USB_OTG_HCSPLT_PRTADDR_Msk

Port address

◆ USB_OTG_HCSPLT_PRTADDR_0

#define USB_OTG_HCSPLT_PRTADDR_0   (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)

0x00000001

◆ USB_OTG_HCSPLT_PRTADDR_1

#define USB_OTG_HCSPLT_PRTADDR_1   (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)

0x00000002

◆ USB_OTG_HCSPLT_PRTADDR_2

#define USB_OTG_HCSPLT_PRTADDR_2   (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)

0x00000004

◆ USB_OTG_HCSPLT_PRTADDR_3

#define USB_OTG_HCSPLT_PRTADDR_3   (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)

0x00000008

◆ USB_OTG_HCSPLT_PRTADDR_4

#define USB_OTG_HCSPLT_PRTADDR_4   (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)

0x00000010

◆ USB_OTG_HCSPLT_PRTADDR_5

#define USB_OTG_HCSPLT_PRTADDR_5   (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)

0x00000020

◆ USB_OTG_HCSPLT_PRTADDR_6

#define USB_OTG_HCSPLT_PRTADDR_6   (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)

0x00000040

◆ USB_OTG_HCSPLT_PRTADDR_Msk

#define USB_OTG_HCSPLT_PRTADDR_Msk   (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)

0x0000007F

◆ USB_OTG_HCSPLT_SPLITEN

#define USB_OTG_HCSPLT_SPLITEN   USB_OTG_HCSPLT_SPLITEN_Msk

Split enable

◆ USB_OTG_HCSPLT_SPLITEN_Msk

#define USB_OTG_HCSPLT_SPLITEN_Msk   (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)

0x80000000

◆ USB_OTG_HCSPLT_XACTPOS

#define USB_OTG_HCSPLT_XACTPOS   USB_OTG_HCSPLT_XACTPOS_Msk

XACTPOS

◆ USB_OTG_HCSPLT_XACTPOS_0

#define USB_OTG_HCSPLT_XACTPOS_0   (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)

0x00004000

◆ USB_OTG_HCSPLT_XACTPOS_1

#define USB_OTG_HCSPLT_XACTPOS_1   (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)

0x00008000

◆ USB_OTG_HCSPLT_XACTPOS_Msk

#define USB_OTG_HCSPLT_XACTPOS_Msk   (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)

0x0000C000

◆ USB_OTG_HCTSIZ_DOPING

#define USB_OTG_HCTSIZ_DOPING   USB_OTG_HCTSIZ_DOPING_Msk

Do PING

◆ USB_OTG_HCTSIZ_DOPING_Msk

#define USB_OTG_HCTSIZ_DOPING_Msk   (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)

0x80000000

◆ USB_OTG_HCTSIZ_DPID

#define USB_OTG_HCTSIZ_DPID   USB_OTG_HCTSIZ_DPID_Msk

Data PID

◆ USB_OTG_HCTSIZ_DPID_0

#define USB_OTG_HCTSIZ_DPID_0   (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)

0x20000000

◆ USB_OTG_HCTSIZ_DPID_1

#define USB_OTG_HCTSIZ_DPID_1   (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)

0x40000000

◆ USB_OTG_HCTSIZ_DPID_Msk

#define USB_OTG_HCTSIZ_DPID_Msk   (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)

0x60000000

◆ USB_OTG_HCTSIZ_PKTCNT

#define USB_OTG_HCTSIZ_PKTCNT   USB_OTG_HCTSIZ_PKTCNT_Msk

Packet count

◆ USB_OTG_HCTSIZ_PKTCNT_Msk

#define USB_OTG_HCTSIZ_PKTCNT_Msk   (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)

0x1FF80000

◆ USB_OTG_HCTSIZ_XFRSIZ

#define USB_OTG_HCTSIZ_XFRSIZ   USB_OTG_HCTSIZ_XFRSIZ_Msk

Transfer size

◆ USB_OTG_HCTSIZ_XFRSIZ_Msk

#define USB_OTG_HCTSIZ_XFRSIZ_Msk   (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)

0x0007FFFF

◆ USB_OTG_HFIR_FRIVL

#define USB_OTG_HFIR_FRIVL   USB_OTG_HFIR_FRIVL_Msk

Frame interval

◆ USB_OTG_HFIR_FRIVL_Msk

#define USB_OTG_HFIR_FRIVL_Msk   (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)

0x0000FFFF

◆ USB_OTG_HFNUM_FRNUM

#define USB_OTG_HFNUM_FRNUM   USB_OTG_HFNUM_FRNUM_Msk

Frame number

◆ USB_OTG_HFNUM_FRNUM_Msk

#define USB_OTG_HFNUM_FRNUM_Msk   (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)

0x0000FFFF

◆ USB_OTG_HFNUM_FTREM

#define USB_OTG_HFNUM_FTREM   USB_OTG_HFNUM_FTREM_Msk

Frame time remaining

◆ USB_OTG_HFNUM_FTREM_Msk

#define USB_OTG_HFNUM_FTREM_Msk   (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)

0xFFFF0000

◆ USB_OTG_HPRT_PCDET

#define USB_OTG_HPRT_PCDET   USB_OTG_HPRT_PCDET_Msk

Port connect detected

◆ USB_OTG_HPRT_PCDET_Msk

#define USB_OTG_HPRT_PCDET_Msk   (0x1UL << USB_OTG_HPRT_PCDET_Pos)

0x00000002

◆ USB_OTG_HPRT_PCSTS

#define USB_OTG_HPRT_PCSTS   USB_OTG_HPRT_PCSTS_Msk

Port connect status

◆ USB_OTG_HPRT_PCSTS_Msk

#define USB_OTG_HPRT_PCSTS_Msk   (0x1UL << USB_OTG_HPRT_PCSTS_Pos)

0x00000001

◆ USB_OTG_HPRT_PENA

#define USB_OTG_HPRT_PENA   USB_OTG_HPRT_PENA_Msk

Port enable

◆ USB_OTG_HPRT_PENA_Msk

#define USB_OTG_HPRT_PENA_Msk   (0x1UL << USB_OTG_HPRT_PENA_Pos)

0x00000004

◆ USB_OTG_HPRT_PENCHNG

#define USB_OTG_HPRT_PENCHNG   USB_OTG_HPRT_PENCHNG_Msk

Port enable/disable change

◆ USB_OTG_HPRT_PENCHNG_Msk

#define USB_OTG_HPRT_PENCHNG_Msk   (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)

0x00000008

◆ USB_OTG_HPRT_PLSTS

#define USB_OTG_HPRT_PLSTS   USB_OTG_HPRT_PLSTS_Msk

Port line status

◆ USB_OTG_HPRT_PLSTS_0

#define USB_OTG_HPRT_PLSTS_0   (0x1UL << USB_OTG_HPRT_PLSTS_Pos)

0x00000400

◆ USB_OTG_HPRT_PLSTS_1

#define USB_OTG_HPRT_PLSTS_1   (0x2UL << USB_OTG_HPRT_PLSTS_Pos)

0x00000800

◆ USB_OTG_HPRT_PLSTS_Msk

#define USB_OTG_HPRT_PLSTS_Msk   (0x3UL << USB_OTG_HPRT_PLSTS_Pos)

0x00000C00

◆ USB_OTG_HPRT_POCA

#define USB_OTG_HPRT_POCA   USB_OTG_HPRT_POCA_Msk

Port overcurrent active

◆ USB_OTG_HPRT_POCA_Msk

#define USB_OTG_HPRT_POCA_Msk   (0x1UL << USB_OTG_HPRT_POCA_Pos)

0x00000010

◆ USB_OTG_HPRT_POCCHNG

#define USB_OTG_HPRT_POCCHNG   USB_OTG_HPRT_POCCHNG_Msk

Port overcurrent change

◆ USB_OTG_HPRT_POCCHNG_Msk

#define USB_OTG_HPRT_POCCHNG_Msk   (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)

0x00000020

◆ USB_OTG_HPRT_PPWR

#define USB_OTG_HPRT_PPWR   USB_OTG_HPRT_PPWR_Msk

Port power

◆ USB_OTG_HPRT_PPWR_Msk

#define USB_OTG_HPRT_PPWR_Msk   (0x1UL << USB_OTG_HPRT_PPWR_Pos)

0x00001000

◆ USB_OTG_HPRT_PRES

#define USB_OTG_HPRT_PRES   USB_OTG_HPRT_PRES_Msk

Port resume

◆ USB_OTG_HPRT_PRES_Msk

#define USB_OTG_HPRT_PRES_Msk   (0x1UL << USB_OTG_HPRT_PRES_Pos)

0x00000040

◆ USB_OTG_HPRT_PRST

#define USB_OTG_HPRT_PRST   USB_OTG_HPRT_PRST_Msk

Port reset

◆ USB_OTG_HPRT_PRST_Msk

#define USB_OTG_HPRT_PRST_Msk   (0x1UL << USB_OTG_HPRT_PRST_Pos)

0x00000100

◆ USB_OTG_HPRT_PSPD

#define USB_OTG_HPRT_PSPD   USB_OTG_HPRT_PSPD_Msk

Port speed

◆ USB_OTG_HPRT_PSPD_0

#define USB_OTG_HPRT_PSPD_0   (0x1UL << USB_OTG_HPRT_PSPD_Pos)

0x00020000

◆ USB_OTG_HPRT_PSPD_1

#define USB_OTG_HPRT_PSPD_1   (0x2UL << USB_OTG_HPRT_PSPD_Pos)

0x00040000

◆ USB_OTG_HPRT_PSPD_Msk

#define USB_OTG_HPRT_PSPD_Msk   (0x3UL << USB_OTG_HPRT_PSPD_Pos)

0x00060000

◆ USB_OTG_HPRT_PSUSP

#define USB_OTG_HPRT_PSUSP   USB_OTG_HPRT_PSUSP_Msk

Port suspend

◆ USB_OTG_HPRT_PSUSP_Msk

#define USB_OTG_HPRT_PSUSP_Msk   (0x1UL << USB_OTG_HPRT_PSUSP_Pos)

0x00000080

◆ USB_OTG_HPRT_PTCTL

#define USB_OTG_HPRT_PTCTL   USB_OTG_HPRT_PTCTL_Msk

Port test control

◆ USB_OTG_HPRT_PTCTL_0

#define USB_OTG_HPRT_PTCTL_0   (0x1UL << USB_OTG_HPRT_PTCTL_Pos)

0x00002000

◆ USB_OTG_HPRT_PTCTL_1

#define USB_OTG_HPRT_PTCTL_1   (0x2UL << USB_OTG_HPRT_PTCTL_Pos)

0x00004000

◆ USB_OTG_HPRT_PTCTL_2

#define USB_OTG_HPRT_PTCTL_2   (0x4UL << USB_OTG_HPRT_PTCTL_Pos)

0x00008000

◆ USB_OTG_HPRT_PTCTL_3

#define USB_OTG_HPRT_PTCTL_3   (0x8UL << USB_OTG_HPRT_PTCTL_Pos)

0x00010000

◆ USB_OTG_HPRT_PTCTL_Msk

#define USB_OTG_HPRT_PTCTL_Msk   (0xFUL << USB_OTG_HPRT_PTCTL_Pos)

0x0001E000

◆ USB_OTG_HPTXFSIZ_PTXFD

#define USB_OTG_HPTXFSIZ_PTXFD   USB_OTG_HPTXFSIZ_PTXFD_Msk

Host periodic TxFIFO depth

◆ USB_OTG_HPTXFSIZ_PTXFD_Msk

#define USB_OTG_HPTXFSIZ_PTXFD_Msk   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)

0xFFFF0000

◆ USB_OTG_HPTXFSIZ_PTXSA

#define USB_OTG_HPTXFSIZ_PTXSA   USB_OTG_HPTXFSIZ_PTXSA_Msk

Host periodic TxFIFO start address

◆ USB_OTG_HPTXFSIZ_PTXSA_Msk

#define USB_OTG_HPTXFSIZ_PTXSA_Msk   (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)

0x0000FFFF

◆ USB_OTG_HPTXSTS_PTXFSAVL

#define USB_OTG_HPTXSTS_PTXFSAVL   USB_OTG_HPTXSTS_PTXFSAVL_Msk

Periodic transmit data FIFO space available

◆ USB_OTG_HPTXSTS_PTXFSAVL_Msk

#define USB_OTG_HPTXSTS_PTXFSAVL_Msk   (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)

0x0000FFFF

◆ USB_OTG_HPTXSTS_PTXQSAV

#define USB_OTG_HPTXSTS_PTXQSAV   USB_OTG_HPTXSTS_PTXQSAV_Msk

Periodic transmit request queue space available

◆ USB_OTG_HPTXSTS_PTXQSAV_0

#define USB_OTG_HPTXSTS_PTXQSAV_0   (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)

0x00010000

◆ USB_OTG_HPTXSTS_PTXQSAV_1

#define USB_OTG_HPTXSTS_PTXQSAV_1   (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)

0x00020000

◆ USB_OTG_HPTXSTS_PTXQSAV_2

#define USB_OTG_HPTXSTS_PTXQSAV_2   (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)

0x00040000

◆ USB_OTG_HPTXSTS_PTXQSAV_3

#define USB_OTG_HPTXSTS_PTXQSAV_3   (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)

0x00080000

◆ USB_OTG_HPTXSTS_PTXQSAV_4

#define USB_OTG_HPTXSTS_PTXQSAV_4   (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)

0x00100000

◆ USB_OTG_HPTXSTS_PTXQSAV_5

#define USB_OTG_HPTXSTS_PTXQSAV_5   (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)

0x00200000

◆ USB_OTG_HPTXSTS_PTXQSAV_6

#define USB_OTG_HPTXSTS_PTXQSAV_6   (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)

0x00400000

◆ USB_OTG_HPTXSTS_PTXQSAV_7

#define USB_OTG_HPTXSTS_PTXQSAV_7   (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)

0x00800000

◆ USB_OTG_HPTXSTS_PTXQSAV_Msk

#define USB_OTG_HPTXSTS_PTXQSAV_Msk   (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)

0x00FF0000

◆ USB_OTG_HPTXSTS_PTXQTOP

#define USB_OTG_HPTXSTS_PTXQTOP   USB_OTG_HPTXSTS_PTXQTOP_Msk

Top of the periodic transmit request queue

◆ USB_OTG_HPTXSTS_PTXQTOP_0

#define USB_OTG_HPTXSTS_PTXQTOP_0   (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)

0x01000000

◆ USB_OTG_HPTXSTS_PTXQTOP_1

#define USB_OTG_HPTXSTS_PTXQTOP_1   (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)

0x02000000

◆ USB_OTG_HPTXSTS_PTXQTOP_2

#define USB_OTG_HPTXSTS_PTXQTOP_2   (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)

0x04000000

◆ USB_OTG_HPTXSTS_PTXQTOP_3

#define USB_OTG_HPTXSTS_PTXQTOP_3   (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)

0x08000000

◆ USB_OTG_HPTXSTS_PTXQTOP_4

#define USB_OTG_HPTXSTS_PTXQTOP_4   (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)

0x10000000

◆ USB_OTG_HPTXSTS_PTXQTOP_5

#define USB_OTG_HPTXSTS_PTXQTOP_5   (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)

0x20000000

◆ USB_OTG_HPTXSTS_PTXQTOP_6

#define USB_OTG_HPTXSTS_PTXQTOP_6   (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)

0x40000000

◆ USB_OTG_HPTXSTS_PTXQTOP_7

#define USB_OTG_HPTXSTS_PTXQTOP_7   (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)

0x80000000

◆ USB_OTG_HPTXSTS_PTXQTOP_Msk

#define USB_OTG_HPTXSTS_PTXQTOP_Msk   (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)

0xFF000000

◆ USB_OTG_NPTXFD

#define USB_OTG_NPTXFD   USB_OTG_NPTXFD_Msk

Nonperiodic TxFIFO depth

◆ USB_OTG_NPTXFD_Msk

#define USB_OTG_NPTXFD_Msk   (0xFFFFUL << USB_OTG_NPTXFD_Pos)

0xFFFF0000

◆ USB_OTG_NPTXFSA

#define USB_OTG_NPTXFSA   USB_OTG_NPTXFSA_Msk

Nonperiodic transmit RAM start address

◆ USB_OTG_NPTXFSA_Msk

#define USB_OTG_NPTXFSA_Msk   (0xFFFFUL << USB_OTG_NPTXFSA_Pos)

0x0000FFFF

◆ USB_OTG_PCGCCTL_GATECLK

#define USB_OTG_PCGCCTL_GATECLK   USB_OTG_PCGCCTL_GATECLK_Msk

Bit 0

◆ USB_OTG_PCGCCTL_GATECLK_Msk

#define USB_OTG_PCGCCTL_GATECLK_Msk   (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)

0x00000002

◆ USB_OTG_PCGCCTL_PHYSUSP

#define USB_OTG_PCGCCTL_PHYSUSP   USB_OTG_PCGCCTL_PHYSUSP_Msk

Bit 1

◆ USB_OTG_PCGCCTL_PHYSUSP_Msk

#define USB_OTG_PCGCCTL_PHYSUSP_Msk   (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)

0x00000010

◆ USB_OTG_PCGCCTL_STOPCLK

#define USB_OTG_PCGCCTL_STOPCLK   USB_OTG_PCGCCTL_STOPCLK_Msk

SETUP packet count

◆ USB_OTG_PCGCCTL_STOPCLK_Msk

#define USB_OTG_PCGCCTL_STOPCLK_Msk   (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)

0x00000001

◆ USB_OTG_PCGCR_GATEHCLK

#define USB_OTG_PCGCR_GATEHCLK   USB_OTG_PCGCR_GATEHCLK_Msk

Gate HCLK

◆ USB_OTG_PCGCR_GATEHCLK_Msk

#define USB_OTG_PCGCR_GATEHCLK_Msk   (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)

0x00000002

◆ USB_OTG_PCGCR_PHYSUSP

#define USB_OTG_PCGCR_PHYSUSP   USB_OTG_PCGCR_PHYSUSP_Msk

PHY suspended

◆ USB_OTG_PCGCR_PHYSUSP_Msk

#define USB_OTG_PCGCR_PHYSUSP_Msk   (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)

0x00000010

◆ USB_OTG_PCGCR_STPPCLK

#define USB_OTG_PCGCR_STPPCLK   USB_OTG_PCGCR_STPPCLK_Msk

Stop PHY clock

◆ USB_OTG_PCGCR_STPPCLK_Msk

#define USB_OTG_PCGCR_STPPCLK_Msk   (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)

0x00000001

◆ USB_OTG_PKTSTS

#define USB_OTG_PKTSTS   USB_OTG_PKTSTS_Msk

Packet status

◆ USB_OTG_PKTSTS_0

#define USB_OTG_PKTSTS_0   (0x1UL << USB_OTG_PKTSTS_Pos)

0x00020000

◆ USB_OTG_PKTSTS_1

#define USB_OTG_PKTSTS_1   (0x2UL << USB_OTG_PKTSTS_Pos)

0x00040000

◆ USB_OTG_PKTSTS_2

#define USB_OTG_PKTSTS_2   (0x4UL << USB_OTG_PKTSTS_Pos)

0x00080000

◆ USB_OTG_PKTSTS_3

#define USB_OTG_PKTSTS_3   (0x8UL << USB_OTG_PKTSTS_Pos)

0x00100000

◆ USB_OTG_PKTSTS_Msk

#define USB_OTG_PKTSTS_Msk   (0xFUL << USB_OTG_PKTSTS_Pos)

0x001E0000

◆ USB_OTG_TX0FD

#define USB_OTG_TX0FD   USB_OTG_TX0FD_Msk

Endpoint 0 TxFIFO depth

◆ USB_OTG_TX0FD_Msk

#define USB_OTG_TX0FD_Msk   (0xFFFFUL << USB_OTG_TX0FD_Pos)

0xFFFF0000

◆ USB_OTG_TX0FSA

#define USB_OTG_TX0FSA   USB_OTG_TX0FSA_Msk

Endpoint 0 transmit RAM start address

◆ USB_OTG_TX0FSA_Msk

#define USB_OTG_TX0FSA_Msk   (0xFFFFUL << USB_OTG_TX0FSA_Pos)

0x0000FFFF

◆ VREFINT_CAL_ADDR_CMSIS

#define VREFINT_CAL_ADDR_CMSIS   ((uint16_t*) (0x1FF0F44A))

Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV).

◆ WWDG_CFR_EWI

#define WWDG_CFR_EWI   WWDG_CFR_EWI_Msk

Early Wakeup Interrupt

◆ WWDG_CFR_EWI_Msk

#define WWDG_CFR_EWI_Msk   (0x1UL << WWDG_CFR_EWI_Pos)

0x00000200

◆ WWDG_CFR_W

#define WWDG_CFR_W   WWDG_CFR_W_Msk

W[6:0] bits (7-bit window value)

◆ WWDG_CFR_W_0

#define WWDG_CFR_W_0   (0x01UL << WWDG_CFR_W_Pos)

0x0001

◆ WWDG_CFR_W_1

#define WWDG_CFR_W_1   (0x02UL << WWDG_CFR_W_Pos)

0x0002

◆ WWDG_CFR_W_2

#define WWDG_CFR_W_2   (0x04UL << WWDG_CFR_W_Pos)

0x0004

◆ WWDG_CFR_W_3

#define WWDG_CFR_W_3   (0x08UL << WWDG_CFR_W_Pos)

0x0008

◆ WWDG_CFR_W_4

#define WWDG_CFR_W_4   (0x10UL << WWDG_CFR_W_Pos)

0x0010

◆ WWDG_CFR_W_5

#define WWDG_CFR_W_5   (0x20UL << WWDG_CFR_W_Pos)

0x0020

◆ WWDG_CFR_W_6

#define WWDG_CFR_W_6   (0x40UL << WWDG_CFR_W_Pos)

0x0040

◆ WWDG_CFR_W_Msk

#define WWDG_CFR_W_Msk   (0x7FUL << WWDG_CFR_W_Pos)

0x0000007F

◆ WWDG_CFR_WDGTB

#define WWDG_CFR_WDGTB   WWDG_CFR_WDGTB_Msk

WDGTB[1:0] bits (Timer Base)

◆ WWDG_CFR_WDGTB_0

#define WWDG_CFR_WDGTB_0   (0x1UL << WWDG_CFR_WDGTB_Pos)

0x0080

◆ WWDG_CFR_WDGTB_1

#define WWDG_CFR_WDGTB_1   (0x2UL << WWDG_CFR_WDGTB_Pos)

0x0100

◆ WWDG_CFR_WDGTB_Msk

#define WWDG_CFR_WDGTB_Msk   (0x3UL << WWDG_CFR_WDGTB_Pos)

0x00000180

◆ WWDG_CR_T

#define WWDG_CR_T   WWDG_CR_T_Msk

T[6:0] bits (7-Bit counter (MSB to LSB))

◆ WWDG_CR_T_0

#define WWDG_CR_T_0   (0x01UL << WWDG_CR_T_Pos)

0x01

◆ WWDG_CR_T_1

#define WWDG_CR_T_1   (0x02UL << WWDG_CR_T_Pos)

0x02

◆ WWDG_CR_T_2

#define WWDG_CR_T_2   (0x04UL << WWDG_CR_T_Pos)

0x04

◆ WWDG_CR_T_3

#define WWDG_CR_T_3   (0x08UL << WWDG_CR_T_Pos)

0x08

◆ WWDG_CR_T_4

#define WWDG_CR_T_4   (0x10UL << WWDG_CR_T_Pos)

0x10

◆ WWDG_CR_T_5

#define WWDG_CR_T_5   (0x20UL << WWDG_CR_T_Pos)

0x20

◆ WWDG_CR_T_6

#define WWDG_CR_T_6   (0x40UL << WWDG_CR_T_Pos)

0x40

◆ WWDG_CR_T_Msk

#define WWDG_CR_T_Msk   (0x7FUL << WWDG_CR_T_Pos)

0x0000007F

◆ WWDG_CR_WDGA

#define WWDG_CR_WDGA   WWDG_CR_WDGA_Msk

Activation bit

◆ WWDG_CR_WDGA_Msk

#define WWDG_CR_WDGA_Msk   (0x1UL << WWDG_CR_WDGA_Pos)

0x00000080

◆ WWDG_SR_EWIF

#define WWDG_SR_EWIF   WWDG_SR_EWIF_Msk

Early Wakeup Interrupt Flag

◆ WWDG_SR_EWIF_Msk

#define WWDG_SR_EWIF_Msk   (0x1UL << WWDG_SR_EWIF_Pos)

0x00000001